

Description

The μ PD71055 is a low-power CMOS programmable parallel interface unit for use in microcomputer systems. Typically, the unit's three I/O ports interface peripheral devices to the system bus.

Features


- ☐ Three 8-bit I/O ports
- ☐ Three programmable operation modes
- ☐ Bit manipulation command
- ☐ Microcomputer compatible
- □ CMOS technology
- ☐ Single +5 V ±10% power supply
- ☐ Industrial temperature range: -40 to +85°C
- □ 8 MHz and 10 MHz

Ordering Information


| _ | | | | |
|------------------------------|-------------|--------------------------------------|--|--|
| C-10 G-8 GB-8 GB-10 | Cleck (MHz) | Package | | |
| μPD71055C-8 | 8 | 40-pin plastic DIP | | |
| C-10 | 10 | | | |
| G-8 | 8 | 44-pin plastic QFP (P44G-80-22) | | |
| GB-8 | 8 | 44-pin plastic QFP | | |
| GB-10 | 10 | 44-pin plastic QFP (P44GB-80-3B4) | | |
| L-8 | 8 | 44-pin PLCC | | |
| L-10 | 10 | | | |

Pin Configurations


40-Pin Plastic DIP



44-Pin Plastic QFP



44-Pin Plastic Leaded Chip Carrier (PLCC)





Pin Identification

| Symbol | Function |
|----------------------------------|------------------------|
| CS | Chip select input |
| GND | Ground |
| A ₁ , A ₀ | Address inputs 1 and 0 |
| P0 ₇ -P0 ₀ | I/O port 0, bits 7-0 |
| P1 ₇ -P1 ₀ | 1/0 port 1, bits 7-0 |
| P2 ₇ -P2 ₀ | 1/0 port 2, bits 7-0 |
| IC | Internally connected |
| V _{DD} | +5 V |
| D ₇ -D ₀ | I/O data bus |
| RESET | Reset input |
| WR | Write strobe input |
| ŘD | Read strobe input |
| NC | No connection |

Pin Functions

D₇-D₀ [Data Bus]

 D_7 - D_0 make up an 8-bit, three-state, bidirectional data bus. The bus is connected to the system data bus. It is used to send commands to the μ PD71055 and to send data to and from the μ PD71055.

CS [Chip Select]

The \overline{CS} input is used to select the $\mu PD71055$. When $\overline{CS}=0$, the $\mu PD71055$ is selected and the states of the D_7-D_0 pins are determined by the \overline{RD} and \overline{WR} inputs. When $\overline{CS}=1$, the $\mu PD71055$ is not selected and its data bus is high-impedance.

RD [Read Strobe]

The \overline{RD} input is set low when data is being read from the μ PD71055 data bus.

WR [Write Strobe]

The WR input should be set low when data is to be written to the μ PD71055 data bus. The contents of the data bus are written to the μ PD71055 at the rising edge (low to high) of the $\overline{\text{WR}}$ signal.

A₁, A₀ [Address]

The A_1 and A_0 inputs are used in combination with the \overline{RD} and \overline{WR} signals to select one of the three ports or the command register. A_1 and A_0 are usually connected to the lower two bits of the system address bus (table 1).

WR [Write Strobe]

The $\overline{\rm WR}$ input should be set low when data is to be written to the $\mu \rm PD71055$ data bus. The contents of the data bus are written to the $\mu \rm PD71055$ at the rising edge (low to high) of the $\overline{\rm WR}$ signal.

A₁, A₀ [Address]

The A_1 and A_0 inputs are used in combination with the \overline{RD} and \overline{WR} signals to select one of the three ports or the command register. A_1 and A_0 are usually connected to the lower two bits of the system address bus (table 1).

Table 1. Control Signals and Operation

| ĈŜ | RD | WR | A ₁ | Ag | Operation | μ PD71055 Operation |
|----|----|----|----------------|----|------------------------------|----------------------------|
| 0 | 0 | 1 | 0 | 0 | Port 0 to data bus | Input |
| 0 | 0 | 1 | 0 | 1 | Port 1 to data bus | Input |
| 0 | 0 | 1 | 1 | 0 | Port 2 to data bus | Input |
| Õ | 0 | 1 | 1 | 1 | Use prohibited | |
| 0 | 0 | 0 | X | Х | | |
| 0 | 1 | 0 | 0 | 0 | Data bus to port 0 | Output |
| 0 | 1 | 0 | 0 | 1 | Data bus to port 1 | Output |
| 0 | 1 | 0 | 1 | 0 | Data bus to port 2 | Output |
| 0 | 1 | 0 | 1 | 1 | Data bus to command register | Output |
| 0 | 1 | 1 | Х | Х | Data bus high impedance | |
| 1 | Х | Х | Х | x | | |

RESET [Reset]

When the RESET input is high, the μ PD71055 is reset. The group 0 and the group 1 ports are set to mode 0 (basic I/O port mode). All port bits are cleared to zero and all ports are set for input.

P07-P00, P17-P10, P27-P20 [Ports 0, 1, 2]


Pins $P0_7$ - $P0_0$, $P1_7$ - $P1_0$, and $P2_7$ - $P2_0$ are the port 0, 1, and 2 I/O pins, bits 7-0, respectively.

IC [Internally Connected]

Pins marked IC are used internally and must be left unconnected.



Block Diagram



Functional Description

Ports 0, 1, 2

The µPD71055 has three 8-bit I/O ports, referred to as port 0, port 1, and port 2. These ports are divided into two groups, group 0 and group 1. The groups can be in one of three modes, mode 0, mode 1, and mode 2. Modes can be set independently for each group.

When port 0 is in mode 0, port 0 and the four upper bits of port 2 belong to group 0, and port 1 and the four lower bits of port 2 belong to group 1. When port 0 is in mode 1 or 2, port 0 and the 5 upper bits of port 2 belong to group 0 and port 1 and the three lower bits of port 2 belong to group 1.

Command Register

The host writes command words to the μ PD71055 in this register. These commands control group 0 and group 1. Note that the contents of this register cannot be read.

Group 0 Control and Group 1 Control

These blocks control the operation of group 0 and group 1.

Read/Write Control

The read/write control controls the read/write operations for the ports and the data bus in response to the \overline{RD} , \overline{WR} , \overline{CS} , and address signals. It also handles RESET signals and the A_0 , A_1 address inputs.

Data Bus Buffer

The data bus buffer latches information going to or from the system data bus.



Absolute Maximum Ratings

 $(T_A = 25$ °C)

| 1.W == =/ | |
|---|---------------------------------|
| Power supply voltage, V _{DD} | -0.5 to +7.0 V |
| Input voltage, V _I | -0.5 to V _{DD} + 0.3 V |
| Output voltage, V ₀ | -0.5 to $V_{DD} + 0.3$ V |
| Power dissipation, PD _{MAX} | 500 mW |
| Operating temperature, T _{opt} | -40 to +85 °C |
| Storage temperature, T _{stg} | -65 to +150°C |
| | |

Comment: These devices are not meant to be operated outside the limits specified above. Exposure to stresses beyond those listed in Absolute Maximum Ratings could cause damage. Exposure to an absolute maximum rating for extended periods may affect reliability.

Capacitance

 $(T_A = 25 \,{}^{\circ}\text{C}, V_{DD} = \text{GND} = 0 \,\text{V})$


| | | Limits | | | | Test | | | |
|-------------------|-----------------|--------|-----|-----|-------|--------------------------|--|--|--|
| Parameter | Symbol | Min | Тур | Max | Units | Conditions | | | |
| Input capacitance | Cl | | | 10 | pF | fc = 1 MHz Unmeasured | | | |
| I/O capacitance | C _{IO} | | | 20 | pF | pins returned to 0 V | | | |

DC Characteristics

(T_A = -40 to +85°C, V_{DD} = 5 V $\pm 10\%$)

| | | | Limi | ts | | |
|-----------------------------|------------------|---------------------|------|-----------------------|-------|---|
| Parameter | Symbol | Min | Typ | Max | Units | Test Conditions |
| Input voltage high | ViH | 2.2 | | V _{DD} + 0.3 | ٧ | |
| Input voltage low | V _{IL} | -0.5 | | 0.8 | V | |
| Output voltage high | V _{OH} | 0.7 V _{DD} | | | ٧ | $I_{0H} = -400 \mu A$ |
| Output voltage low | V _{OL} | | | 0.4 | ٧ | $I_{OL} = 2.5 \text{ mA}$ |
| Darlington drive current | IDAR | -1.0 | | -4.0 | mA | See test setup diagram |
| Input leakage current high | ILIH | | | 10 | μΑ | $V_1 = V_{DD}$ |
| Input leakage current low | 1 _{LIL} | | | -10 | μΑ | $V_I = 0 V$ |
| Output leakage current high | 1LOH | | | 10 | μΑ | $v_0 = v_{DD}$ |
| Output leakage current low | ILOL | | | -10 | μΑ | $v_0 = 0 \text{ V}$ |
| Supply current | | | | | | |
| (dynamic) μPD71055 | I _{DD1} | | | 10 | mΑ | Normal operation |
| μPD71055-10 | I _{DD1} | | 5 | 10 | mA | Normal operation |
| Supply current (standby) | I _{DD2} | | 2 | 50 | μΑ | Inputs: RESET = 0.1 V, others = V _{DD} - 0.1 V Outputs: Open |

Test Setup for IDAR Measurement






AC Characteristics $(T_A = -40 \text{ to } +85 \,^{\circ}\text{C}, V_{DD} = 5 \text{ V} \pm 10\%)$

| | | 8 MH | z Limits | 10 MHz Limits | | _ | | |
|---|---------------------|------|----------|---------------|-----|------|--|--|
| Parameter | Symbol | Min | Max | Min | Max | Unit | Test Conditions | |
| Read Timing | | | | | | | | |
| A ₁ , A ₀ , CS set-up to RD ↓ | tsar | 0 | | 0 | | ns | | |
| A ₁ , A ₀ , CS hold from RD † | t _{HRA} | 0 | | 0 | | ns | | |
| RD pulse width | t _{RRL} | 160 | | 150 | | ns | _ | |
| Data delay from RD ↓ | tord | | 120 | | 100 | ns | C _L = 150 pF | |
| Data float from RD 1 | t _{FRD} | 10 | 85 | 10 | 60 | ns | $C_L = 20 \text{ pF}; R_L = 2 \text{ k}\Omega$ | |
| Read recovery time | t _{RV} | 200 | | 150 | | ns | | |
| Write Timing | | | | | | | | |
| A ₁ , A ₀ , CS set-up to WR ↓ | tsaw | 0 | | 0 | | ns | | |
| A ₁ , A ₀ , CS hold from WR 1 | thwa | 0 | | 0 | | กร | | |
| WR pulse width | twwL | 120 | | 100 | | ns | | |
| Data set-up to WR 1 | t _{SDW} | 100 | | 100 | | ns | | |
| Data hold from WR 1 | thwp | 0 | | 0 | | ns | | |
| Write recovery time | t _{RV} | 200 | | 150 | | ns | | |
| Other Timing | | | | | | | | |
| Port set-up time to RD ↓ | t _{SPR} | 0 | | 0 | | ns | | |
| Port hold time from RD 1 | t _{HRP} | 0 | | 0 | | ns | | |
| Port set-up time to STB ↓ | t _{SPS} | 0 | | 0 | | ns | | |
| Port hold time from STB † | thsp | 150 | | 150 | | ns | | |
| Port delay time from WR 1 | t _{DWP} | | 350 | | 200 | ns | C _L = 150 pF | |
| STB pulse width | t _{SSL} | 350 | | 100 | | ns | | |
| DAK pulse width | †DADAL | 300 | | 100 | - | ns | | |
| Port delay time from DAK ↓(mode 2) | † _{DDAP} | | 300 | | 150 | ns | CL = 150 pF | |
| Port float time from DAK 1 (mode 2) | tFDAP | 20 | 250 | 20 | 250 | ns | $C_L = 20 \text{ pF}; R_L = 2 \text{ k}\Omega$ | |
| OBF set delay from WR 1 | tDWOB | | 300 | | 150 | ns | C _L = 150 pF | |
| OBF clear delay from DAK ↓ | †DDA0B | | 350 | | 150 | ns | | |
| IBF set delay from STB ↓ | t _{DSIB} | - | 300 | | 150 | ns | | |
| IBF clear delay from RD 1 | toris | | 300 | | 150 | ns | | |
| INT set delay from DAK † | t _{DDAI} | | 350 | | 150 | ns | | |
| INT clear delay from WR ↓ | t _{DWI} | _ | 450 | | 200 | ns | | |
| INT set delay from STB 1 | t _{DSI} | | 300 | | 150 | ns | | |
| INT clear delay from RD ↓ | tori | | 400 | | 200 | ns | | |
| RESET pulse width | ^t reset1 | 50 | _ | 50 | - | μS | During right after power-on | |
| | t _{RESET2} | 500 | - | 500 | | ns | During operation | |




Timing Waveforms


AC Test Waveform




Timing Mode 0: Input




Mode 0: Output




Recovery Time



Mode 1: Input




Mode 1: Output





Timing Waveforms (cont)

Mode 2





µPD71055 Commands

Two commands control μ PD71055 operation. The mode select command determines the operation of group 0 and group 1 ports. The bit manipulation command sets or resets the bits of port 2. These commands are executed by writing an 8-bit command word to the command register ($A_1A_0 = 11$).

Mode Select

The μ PD71055 port groups have three modes. Modes 0 and 1 can be specified for groups 0 and 1, but mode 2 can only be specified for group 0. The bits of all ports are cleared when a mode is selected or when the μ PD71055 is reset.

Mode 0. Basic input/output port operation.

Mode 1. Strobed input/output operation controlled by three or four bits of port 2 used as control/status signals.

Mode 2. (Only available for group 0). Port 0 is the bidirectional I/O port and the higher 5 bits of port 2 are used for status and control signals.

To specify the mode, set the command word as shown in figure 1 and write it to the command register.

Bit Manipulation Command

This command (figure 2) affects only port 2. It is mainly used in mode 1 and mode 2 to control the port 2 bits which are used as control/status signals. It is also used to enable and disable μ PD71055-generated interrupts and to set and reset port 2 general input/output pins.

For example, to set bit 2 of port 2 to 1 ($P2_2 = 1$), set the command word as shown in figure 3 (05H) in the command register.

Operation in Each Mode

The operation mode for each group in the μ PD71055 can be set according to the application. Group 0 can be in modes 0, 1, or 2, while group 1 is in mode 0 or 1. Group 1 cannot be used in mode 2.

The \overline{RD} and \overline{WR} signals that appear in the descriptions of each mode refer to the port in question as addressed by A_1 and A_0 . These signals only affect the port addressed by A_1 and A_0 .

Where the port addressed may not be clear, 0 or 1 is appended to the signal name to indicate the port.

Mode 0

In this mode the ports of the μ PD71055 are used to perform basic I/O operations. Each port operates with a buffered input and a buffered latched output. See figure 4.

Depending on the control word sent to the μ PD71055 from the system bus, ports 0, 1, and 2 can be independently specified for input or output.

Input Port Operation

While the \overline{RD} signal is low, data from the port selected by the A_1A_0 signals is put on the data bus. See figure 5.

Output Port Operation

When the μ PD71055 is written to ($\overline{WR}=0$), the data on the data bus will be latched in the port selected by the A_1A_0 signals at the rising edge of \overline{WR} and output to the port pins (figure 6). Following the programming of mode 0, all outputs are at a low level.

By reading a port which is set for output, the output value of the port can be obtained.

Note: When group 0 is in mode 1 or mode 2, only bits $P2_2-P2_0$ of port 2 can be used by group 1. Bit $P2_3$ belongs to group 0.

Mode 0 Example

This is an example of a CPU connected to an A/D converter via a µPD71055 (figure 7). Here both group 0 and group 1 are set to mode 0 and port 2 is used to start conversion and detect the end of the conversion process.

Figure 8 is a subroutine that reads the converted data from an A/D converter.



Figure 1. Mode Select Command Word




Figure 2. Bit Manipulation Command Word




Figure 3. Bit Manipulation Command Example






Figure 4. Mode 0




Figure 5. Mode 0 Input Timing




Figure 6. Mode 0 Output Timing






Figure 7. A/D Converter Connection Example




Figure 8. A/D Converter Example

| READ_A/D: | MOV OUT | AL,10011000B CTRLPORT,AL | μPD71055 Mode Setting: ;Group 0, group 1 in mode 0 ;Port 0 & port 2 (upper) are inputs ;Port 1 & port 2 (lower) are outputs |
|-----------|----------------------------------|---|--|
| WAITEOC: | MOV OUT IN TEST1 BNZ | AL,00000001B CTRLPORT,AL AL,PORT2 AL,7 WAIT_EOC | ;Conversion starts by setting P2 ₀ high ;End of conversion wait loop ;Conversion ends when P2 ₇ = 0 |
| | IN RET | AL,PORT0 | ;Read A/D converted values |

Mode 1

In this mode, the control and status signals control the I/O data. In group 0, port 0 functions as the data port and the upper five bits of port 2 function as control/status. In group 1, port 1 functions as the data port and the lower three bits of port 2 function as control/status.

In mode 1, the bit manipulation command is used to write the bits of port 2.

Group 0 Mode 1

When group 0 is used in mode 1, the upper five bits of port 2 become part of group 0. Of these five bits, three are used for control/status and the remaining two can be used for I/O (using the bit manipulation command). See figure 9.

Group 1 Mode 1

When group 1 is used in mode 1, the lower three or four bits of port 2 become part of group 1. Of these four bits, three are used for control/status. The remaining bit, $P2_3$, can be used for I/O only if group 0 is in mode 0. Otherwise, $P2_3$ belongs to group 0 as a control/status bit. See figure 9 and table 4.

Mode 1 Input Operation

In mode 1, port 0 is the data port for group 0, and port 1 for group 1. The control/status bits (port 2) are used as listed below. Figure 10 shows the signal timing.

STB [Strobe]. The data input at port 0 is latched in port 0 when the STB0 input is brought low. The data input at port 1 is latched in port 1 by STB1.

IBF [Input Buffer Full F/F]. The IBF output goes high to indicate that the input buffer has become full. IBF goes high when the \overline{STB} signal goes low. IBF goes low at the rising edge of the \overline{RD} signal when $\overline{STB} = 1$.

The IBF F/F is cleared when mode 1 is programmed.

INT [Interrupt Request]. INT goes high when the data is latched in the input port, when RIE is 1 and \overline{STB} , IBF and \overline{RD} are all high. INT goes low at the falling edge of the \overline{RD} signal. It can function as a data read request interrupt signal to a CPU.

INT is cleared when mode 1 is programmed.



Figure 9. Mode 1 Input





Figure 10. Mode 1 input Timing





RIE [Read Interrupt Enable Flag]. RIE controls the interrupt output. Interrupts can be enabled by using the bit manipulation command to set this bit to 1, and disabled by resetting it to 0. This signal is internal to the μ PD71055 and is not an output. The state of RIE does not affect the function of $\overline{STB0}$ or $\overline{STB1}$, which are inputs to the same bits (P2₄ and P2₂) of port 2.

When input is specified in mode 1, the status of IBF, INT and RIE can be read by reading the contents of port 2.

Mode 1 Output Operation

In mode 1 output operation (figure 11), the status/control bits (port 2) are used as listed below. Figure 12 shows the signal timing.

 $\overline{\text{OBF}}$ [Output Buffer Full F/F]. $\overline{\text{OBF}}$ goes low when data is received by the μPD71055 and is latched in output ports 1 or 0. $\overline{\text{OBF}}$ functions as a data receive flag. $\overline{\text{OBF}}$ goes low at the rising edge of $\overline{\text{WR}}$ when $\overline{\text{DAK}} = 1$ (write complete). It goes high when the $\overline{\text{DAK}}$ signal goes low.

Figure 11. Mode 1 Output





Figure 12. Mode 1 Output Timing





 $\overline{\text{DAK}}$ [Data Acknowledge]. When this input is low, it signals the μ PD71055 that output port data has been taken from the 71055.

INT [Interrupt Request]. INT goes high when the output data is taken when WIE is set to 1 and \overline{WR} , \overline{OBF} and \overline{DAK} are all high. It goes low at the falling edge of the \overline{WR} signal. INT therefore functions as a write request signal, indicating that new data should be sent to the $\mu PD71055$.

WIE [Write Interrupt Enable Flag]. WIE controls the interrupt output. Interrupts can be enabled by using the bit manipulation command to set this bit to 1 and disabled by resetting it to 0. This signal is internal to the μ PD71055 and is not an output. The state of WIE does not affect the function of \overline{DAK} addressed to the same bits of port 2.

When output is specified in mode 1, the status of OBF, INT and WIE can be obtained by reading the contents of port 2.

Table 2 shows a summary of these signals.

Table 2. Functions of Port 2 Bits in Mode 1

| Group | Bit | Data Input | Data Output |
|-------|-----------------|---|---|
| 1 | P2 ₀ | INT1 (Interrupt request) | INT1 (Interrupt request) |
| | P2 ₁ | IBF1 (Input buffer full f/f) | OBF1 (Output buffer full f/f) |
| | P2 ₂ | STB1 (Strobe input) RIE1 (Read interrupt enable flag) | DAK1 (Data acknowledge input) WIE1 (Write interrupt enable flag) |
| | P2 ₃ | I/O (Note) | I/O (Note) |
| 0 | P2 ₃ | INTO (Interrupt request) | INTO (Interrupt request) |
| | P24 | STB0 (Strobe input) RIE0 (Read interrupt enable flag) | 1/0 |
| | P2 ₅ | IBFO (Input buffer full f/f) | 1/0 |
| | P2 ₆ | 1/0 | DAKO (Data acknowledge input) WIEO (Write interrupt enable flag) |
| | P2 ₇ | 1/0 | OBFO (Output buffer full f/f) |

Note: Can be used with group 1 only when group 0 is set to mode 0. In other modes, $P2_3$ belongs to group 0.

Mode 1 Example

This example (figure 13) demonstrates connecting a printer to the μ PD71055. Group 0 is used in mode 1 output. Group 1 can operate in mode 0 or 1; in this example it is set to mode 0.

Figure 13. Connection to Printer






Figure 14. Printer Example Subroutine

| INIT: | MOV | AL,10101000B | ;µPD71055 Mode Setting: ;Group 0: mode 1 output ;Group 1: mode 0 |
|----------------------|-------------------------|--------------------------------------|--|
| | OUT RET | CTRLPORT,AL | |
| SENDPRN: PRNLOOP: | MOV MOV | BW,DATA AL,[BW] | ;Output data address |
| | CMP BNZ RET | AL,0FFH WAIT | ;End if data = 0FFH |
| WAIT: | IN TEST1 BZ | AL,PORT2 AL,7 WAIT | ;Wait until output buffer is empty |
| | TEST1 BNZ | AL,5 WAIT | ;Wait until printer can accept data |
| | MOV OUT INC BR | AL,[BW] PORT0,AL BW PRNLOOP | ;Send data to printer |

Mode 2

Mode 2 can only be used by group 0. In this mode, port 0 functions as a bidirectional 8-bit data port operating under the control of the upper five bits of port 2 as control/status signals. In this mode, port 0 combines the input and output operations of mode 1. See figures 15 and 16.

In mode 2, the status of the <u>following</u> signals can be determined by reading port 2: <u>OBF0</u>, IBF0, INT0, WIE0, and RIE0.

The $\overline{DAK0}$ and $\overline{STB0}$ signals are used to select input or output for port 0. By using these signals, bidirectional operation between the μ PD71055 and peripheral can be realized.

In mode 2, the bit manipulation command is used to write to port 2.

Control/Status Port Operation

The following control/status signals are used for output:

OBF0 (Output Buffer Full). OBF0 goes low when data is received from the D₀-D₇ data bus and is latched in the port 0 output buffer. It therefore functions as a receive request signal to the peripheral. OBF0 goes low

at the rising edge of the $\overline{WR0}$ signal (end of data write). It goes high when $\overline{DAK0}$ is low (output data from port 0 received).

 $\overline{\text{DAK0}}$ [Data Acknowledge]. $\overline{\text{DAK0}}$ is sent to the $\mu\text{PD71055}$ in response to the $\overline{\text{OBF0}}$ signal. It should be set low when data is received from port 0 of the $\mu\text{PD71055}$.

WIE0 [Write Interrupt Enable Flag]. WIE0 controls the write interrupt request output. Interrupts are enabled by using the bit manipulation command to set this bit to 1 and disabled by setting it to 0. The state of WIE does not affect the DAK function of this pin.

The following control/status signals are used for input:

STB0 [Strobe Input]. When $\overline{STB0}$ goes low, the data being sent to the μ PD71055 is latched in port 0.

IBF0 [Input Buffer Full F/F]. When IBF0 goes high, it indicates that the input buffer is full. It functions as a signal which can be used to prohibit further data transfer. IBF0 goes high when $\overline{\text{STB0}}$ goes low. It goes low at the rising edge of $\overline{\text{RD0}}$ when $\overline{\text{STB0}} = 1$ (read complete).



Figure 15. Mode 2





Figure 16. Mode 2 Timing



RIEO [Read Interrupt Enable Flag]. RIEO controls the read interrupt request output. Interrupts are enabled by using the bit manipulation command to set this bit to 1 and disabled by setting it to 0. The state of RIEO does not affect the STBO function of this pin.

This control/status signal is used for both input and output:

INTO [Interrupt Request]. During input operations, INTO functions as a read request interrupt signal. During output, it functions as a write request interrupt signal. This signal is the logical OR of the INT signal for data read (RINTO) and the INT signal for write (WINTO) in mode 1 (RINTO OR WINTO).

In mode 2, the status of OBF0, IBF0, INT0, WIE0, and RIE0 can be determined by reading port 2.

Table 3 is a summary of these signals.

Table 3. Functions of Port 2 in Mode 2

| Bit | Function | |
|-----------------|---|--|
| P2 ₃ | INTO (Interrupt request) | |
| P2 ₄ | STBO (Strobe input) RIEO (Read interrupt enable flag) | |
| P2 ₅ | IBFO (Input buffer full f/f) | |
| P2 ₆ | DAKO (Data acknowledge input) WIEO (Write interrupt enable flag) | |
| P2 ₇ | OBFO (Output buffer full f/f) | |

Mode 2 Example

Figures 17, 18, and 19 show data transfer between two CPUs.

Figure 17. Connecting Two CPUs






Figure 18. Main CPU Flowchart







Figure 19. Sub CPU Flowchart





Mode Combinations

Table 4 is a complete list of all the combinations of modes and groups, and the function of the port 2 bits in each mode.

Table 4. Mode Combinations and Port 2 Bit Functions

| | | I | Group O | | | Group 1 | | | | | | |
|------|----------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|------|----------------------------------|-----------------|-----------------|-----------------|-----------------|
| Mode | P0 ₇ -P0 ₀ | P2 ₇ | P2 ₆ | P2 ₅ | P2 ₄ | P2 ₃ | Mode | P1 ₇ -P1 ₀ | P2 ₃ | P2 ₂ | P2 ₁ | P2 ₀ |
| 0 | In | D | D | D | D | NA | 0 | in | D | D | D | D |
| 0 | In | D | D | D | D | NA | 0 | Out | D | D | D | D |
| 0 | In | D | D | D | D | NA | 1 | In | В | STB1 (RIE1) | IBF1 | INT1 |
| 0 | In | D | D | D | D | NA | 1 | Out | В | DAK1 (WIE1) | 0BF1 | INT1 |
| 0 | Out | D | D | D | D | NA | 0 | ln | D | D | D | D |
| 0 | Out | D | D | D | D | NA | 0 | Out | D | D | D | D |
| 0 | Out | D | D | D | D | NA | 1 | In | В | STB1 (RIE1) | IBF1 | INT1 |
| 0 | Out | D | D | D | D | NA | 1 | Out | В | DAK1 (WIE1) | 0BF1 | INT1 |
| 1 | In | В | В | IBF0 | STB0 (RIE0) | INT0 | 0 | In | NA | D | D | D |
| 1 | In | В | В | IBF0 | STB0 (RIE0) | INT0 | 0 | Out | NA | D | D | D |
| 1 | In | В | В | IBF0 | STB0 (RIE0) | INT0 | 1 | In | NA | STB1 (RIE1) | IBF1 | INT1 |
| 1 | In | В | В | IBF0 | STB0 (RIE0) | INT0 | 1 | Out | NA | DAK1 (WIE1) | 0BF1 | INT1 |
| 1 | Out | OBF0 | DAK0 (WIE0) | В | В | INT0 | 0 | ln | NA | D | D | D |
| 1 | Out | OBF0 | DAKO (WIEO) | В | В | INT0 | 0 | Out | NA | D | D | D |
| 1 | Out | 0BF0 | DAKO (WIEO) | В | В | INTO | 1 | ln | NA | STB1 (RIE1) | IBF1 | INT1 |
| 1 | Out | 0BF0 | DAK0 (WIE0) | В | В | INTO | 1 | Out | NA | DAK1 (WIE1) | OBF1 | INT1 |
| 2 | 1/0 | OBF0 | DAKO (WIEO) | IBF0 | STB0 (RIE0) | INT0 | 0 | In | NA | D | D | D |
| 2 | 1/0 | ŌBF0 | DAKO (WIEO) | IBF0 | STB0 (RIE0) | INT0 | 0 | Out | NA | D | D | D |
| 2 | 1/0 | OBF0 | DAKO (WIEO) | IBF0 | STB0 (RIE0) | INT0 | 1 | In | NA | STB1 (RIE1) | IBF1 | INT1 |
| 2 | 1/0 | 0BF0 | DAKO (WIEO) | IBF0 | STB0 (RIE0) | INT0 | 1 | Out | NA | DAK1 (WIE1) | 0BF1 | INT |

Note:

- (1) In this chart, "NA" indicates that the bit cannot be used by this group.
- (2) The symbol "B" indicates bits that can only be rewritten by the bit manipulation command.
- (3) In this chart, "D" indicates that is used by the user.
- (4) Symbols in parentheses are internal flags. They are not output to port 2 pins and they cannot be read by the host.
- (5) In indicates Input, Out indicates Output, and I/O indicates Input/Output.