

MULTIPROTOCOL SERIAL NETWORK INTERFACE IC

JUNE 2001 REV. 1.0.5


GENERAL DESCRIPTION

The XRT4500 is a fully integrated multiprotocol serial interface. It supports all of the popular serial communication interface standards such as ITU-T V.35, ITU-T V.36, EIA530A, RS232 (ITU-T V.28), ITU-T X.21 and RS449. It can easily be interfaced with most common types of Serial Communications Controllers (SCCs). This device contains eight receivers and eight transmitters, in groups of six or seven. It is a complete solution containing all of the required source and load termination resistors in one 80-pin TQFP package. The XRT4500 operates at higher speeds (20MHz for V.35 and 256kbps for V.28).

The XRT4500 can be configured to operate in one of the seven interface standards in either DTE, or DCE modes of operation and power down mode. It fully supports echoed clock as well as clock and data inversion. Loopbacks are supported in DTE and DCE modes of operation. This feature eliminates the need for external circuitry for loopback implementation.

Control signals such as RI, RL, DCD, DTR, DSR are protected against glitches by internal filters. These filters can be turned off. The XRT4500 provides an internal oscillator (clock signal) which can be used to conduct standalone diagnostics of DTE equipment.

BLOCK DIAGRAM



FEATURES


- Pin Programmable Multiprotocol Serial Interface
- V.35, V.36, EIA-530 A, RS232 (V.28), V.10, V.11, X.21 and RS449 Communication Interface Standards
- V.28, V.10, V.11 and V.35 Electrical Interfaces are 'CTR2' Compliant
- Contains On-Chip Source and Load Termination Resistors
- Contains Eight Receivers and Eight Transmitters with Switchable DTE and DCE Modes
- Glitch Filters on the Control Signals (Selectable)
- +5V Single Power Supply with internal DC-DC Converter
- Full Support of Loopbacks, Data & Clock Inversion, and Echoed Clock in DTE and DCE Modes
- Full Support of Most Popular Types of HDLC Controllers (Single, Double, and Triple Clocks supported)
- High-speed V.28 Driver: 256KHz
- Internal Oscillator for Standalone DTE Loopback Testing
- Control Signals Can Be Registered and Non-registered
- Control Signals Can Be Tri-stated for Bus-based Designs
- "Cable Safe" Operation Supported
- ESD Protection Over ± 1KV Range
- TTL Level Digital Inputs
- TTL/CMOS Digital Outputs

APPLICATIONS

- Data Service Units (DSU)
- Channel Service Units (CSU)
- Routers
- Bridges
- Access Equipment




BLOCK DIAGRAM





PIN OUT OF THE DEVICE



ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT4500CV	80 Pin TQFP	0°C to +70°C



PIN DESCRIPTIONS

PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
1	RX1D	D_RXD	D_TXD	0	Receiver 1 Digital Output – Digital Data Output to terminal equipment This output pin is the digital (TTL/CMOS level) representation of the line signal that has been received via the RX1A (pin 78) and RX1B (pin 79) input pins. The exact role that this pin plays depends upon whether the XRT4500 is operating in the DCE or DTE Mode. DCE Mode – TXD Digital Output Signal This output pin functions as the TXD Digital Output signal (which should be input to the Terminal Equipment). DTE Mode – RXD Digital Output Signal This output pin functions as the RXD Digital Output signal (which should be input to the Terminal Equipment).
2	VDD				Analog VDD for Receiver 1, 2, 3
3	GND			I	Analog GND for Receiver 1, 2, 3 and Transmitter 3
4	МО			I	Mode Control – Mode Select Input 0 This input pin, along with M1 and M2 are used to configure the XRT4500 to operate in the desired "Communication Interface" Mode. Table 3 and Table 4 present the relationship between the states of the M2, M1 and M0 input pins and the corresponding communication interface modes selected. This input pin (along with M1 and M2) is internally latched into the XRT4500, upon the rising edge of the "LATCH" signal. At this point, changes in this input pin will not effect the "internally latched" state of this pin. This input pin contains an Internal 20 K Ω pull-up to VDD.
5	M1			I	Mode Control – Mode Select Input 1 This input pin, along with M0 and M2 are used to configure the XRT4500 to operate in the desired "Communication Interface" Mode. Table 3 and Table 4 present the relationship between the states of the M2, M1 and M0 input pins and the corresponding communication interface modes selected. This input pin (along with M0 and M2) is internally latched into the XRT4500 device, upon the rising edge of the "LATCH" signal. At this point, changes in this input pin will not effect the "internally latched" state of this pin. This input pin contains an Internal 20KΩ pull-up to VDD.



NEV. 1.0.5

PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
6	M2			I	Mode Control – Mode Select Input 2 This input pin, along with M0 and M1 are used to configure the XRT4500 to operate in the desired "Communication Interface" Mode. Table 3 and Table 4 present the relationship between the states of the M2, M1 and M0 input pins and the corresponding communication interface modes selected. This input pin (along with M0 and M1) is internally latched into the XRT4500 device, upon the rising edge of the "LATCH" signal. At this point, changes in this input pin will not effect the "internally latched" state of this pin. This input pin contains an Internal 20KΩ pull-up to VDD.
7	VSS				-6V Power: This supply voltage is internally generated by the Switching Regulator Circuit within the XRT4500. The -6V is used by TX 4, 5, 6, 7, 8.
8	TX4D	D_RTS	D_CTS	I	Transmitter 4 – Digital Data Input from Terminal Equipment The XRT4500 accepts binary TTL Level data stream, via this input pin, converts it into either a V.10, V.11 or V.28 format and outputs it via the TX4A and TX4B output pins. The exact role that this pin plays depends upon whether the XRT4500 is operating in the DCE or DTE Mode. DCE Mode – CTS (Clear to Send) Input If the XRT4500 is operating in the DCE Mode, then this input pin should be tied to the CTS Output pin of the Terminal Equipment. DTE Mode – RTS (Request to Send) Input If the XRT4500 is operating in the DTE Mode, then this input pin should be tied to the RTS output pin of the Terminal Equipment.
9	VDD				Analog VDD – For Transmitters 4, 5, 6, 7 and 8
10	TX4B	RTSB	CTSB	0	Transmitter 4 – Positive Data Differential Output to Line The XRT4500 accepts a TTL binary data stream from the Terminal Equipment via the TX4D (pin 8) input pin. The XRT4500 will convert this data into either the V.10, V.11 or V.28 modes, and will output it via this pin and TX4A (pin 11). The exact role that this pin plays depends upon whether the XRT4500 is operating in the DTE or DCE mode. DTE Mode – Positive Polarity portion of RTS Line Signal. DCE Mode – Positive Polarity portion of CTS Line Signal. Note: This output pin is not used if the XRT4500 has been configured to operate in either the V.28/EIA-232 or V.10 Modes.





PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
11	TX4A	RTSA	CTSA	0	Transmitter 4 – Negative Data Differential Output to Line The XRT4500 accepts a TTL binary data stream from the Terminal Equipment via the TX4D (pin 8) input pin. The XRT4500 will convert this data into either the V.10, V.11 or V.28 modes, and will output it via this pin and TX4B (pin 10). The exact function of this output pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode.
					DTE Mode – Negative Polarity portion of the RTS Line Signal.
					DCE Mode – Negative Polarity portion of the CTS Line Signal.
					Note: If the XRT4500 has been configured to operate in either the V.28/EIA-232 or V.10 Modes, then all of the data will be output (to the line) in a single-rail manner via this output pin.
12	TX5A	DTRA	DSRA	0	Transmitter 5 – Negative Data Differential Output to Line The XRT4500 accepts a TTL binary data stream via the TX5D (pin 15) input pin. The XRT4500 will convert this data into either the V.10, V.11 or V.28 modes, and will output it via this pin and TX5B (pin 13). The exact function of this output pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode. DTE Mode – Negative Polarity portion of the DTR Line Signal. Transmitter 5 accepts a TTL level binary data stream (as the Data Terminal Read – DTR) from the terminal equipment. DCE Mode – Negative Polarity portion of the DSR Line Signal. Note: If the XRT4500 has been configured to operate in either the V.28/EIA-232 or V.10 Modes, then all of the data will be out- put (to the line) in a single-rail manner via this output pin.
13	TX5B	DTRB	DSRB	0	Transmitter 5 – Positive Data Differential Output to Line The XRT4500 accepts a TTL binary data stream via the TX5D (pin 15) input pin. The XRT4500 will convert this data into either the V.10, V.11 or V.28 modes, and will output it via this pin and TX5A (pin 12). The exact function of this output pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode. DTE Mode – Positive Polarity portion of DTR Line signal. DCE Mode – Positive Polarity portion of DSR Line signal. Note: This output pin is not used if the XRT4500 has been configured to operate in either the V.28/EIA-232 or V.10 Modes.
14	GND				Analog GND – For Transmitters 4, 5, 6, 7, and 8.



PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
15	TX5D	D_DTR	D_DSR	I	Transmitter 5 – Digital Data Input from Terminal Equipment This input pin accepts a TTL level binary data stream, from the local terminal equipment, and outputs it, in either a V.10, V.11 or V.28 manner, via the TX5A (pin 12) and TX5B (pin 13) output pins. The exact role that this input pin plays depends upon whether the XRT4500 is operating in the DTE or DCE Modes. DTE Mode – Data Terminal Ready (DTR) Input Pin If the XRT4500 is operating in the DTE mode, then this input pin should be tied to the DTR output pin of the terminal equipment. DCE Mode – Data Set Ready (DSR) Input Pin If the XRT4500 is operating in the DCE mode, then this input pin should be tied to the DSR output pin of the terminal equipment. Note: If the XRT4500 has been configured to operate in the "Registered" Mode, then data applied to this input pin will be latched (into the XRT4500) upon the rising edge of the REG_CLK input signal.
16	VPP				+12V Power: This supply voltage is internally generated by the Charge Pump Circuit within the XRT4500 device. If +12V is available, then the external components can be eliminated.
17	TX8D	D_RL	D_RI	I	Transmitter 8 – Digital Data Input from Terminal Equipment This input accepts a TTL level binary data stream, from the local terminal equipment, and outputs it, in either a V.10 or V.28 man- ner via the TX8O (pin 19) output pin. DCE Mode – Ring Indicator (or Test Mode) Input Pin If the XRT4500 has been configured to operate in the DCE Mode – This input pin should be connected to either the "RI" (Ring Indicator) or the "TM" (Test Mode) indicator output pin of the Terminal Equipment. DTE Mode – Remote Loop-back Indicator Input Pin If the XRT4500 has been configured to operate in the DTE Mode – This input pin should be connected to the "RL" (Remote Loop-back) indicator output pin of the Terminal Equipment. Note: If the XRT4500 has been configured to operate in the "Registered" Mode, then data applied to this input pin will be latched (into the XRT4500) upon the rising edge of the REG_CLK input signal.





PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
18	ΙP			I	Loopback Command Input Pin – Active Low: This active-low input pin permits the user to configure the XRT4500 into a "Loop-Back" Mode. The exact loop-back will depend upon whether the XRT4500 is operating in the DTE or DCE Modes. Setting this input pin to "LOW" enables the Loop-back Operation. Setting this input pin to "HIGH" disables the Loop-back Operation. This input pin contains an Internal 20KΩ pull-up to VDD.
19	TX8O	RLA	RIA	0	Transmitter 8 – Single Ended Data Output to Line The XRT4500 accepts a TTL level binary data stream, from the local terminal equipment via the "TX8D" input pin (pin 17), and outputs it, in either a V.10 or V.28 manner via this output pin. The exact role that this output pin plays depends upon whether the XRT4500 is operating in the DTE or DCE Modes. If the XRT4500 is configured to operate in the DCE Mode: This output pin will typically drive the state of either the "RI" (Ring Indicator) or "TM" (Test Mode) signals to the Remote Terminal Equipment. If the XRT4500 is configured to operate in the DTE Mode: This output pin will typically drive the state of the "RL" (Remote Loop-back) signal to the Remote Terminal Equipment.
20	VDD				Analog VDD – For Receivers 4, 5, 6, 7 and 8.
21	CPP				Charge Pump Capacitor Pin: A 2.2µF tantalum capacitor must be connected between pin 21 and pin 22.
22	СРМ				Charge Pump Capacitor Pin: A 2.2µF tantalum capacitor must be connected between pin 21 and pin 22.

Note: Signal names beginning with D_ are digital signals.

Note: Signal names ending with B and A are the positive and negative polarities of differential signals respectively.



PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
23	RX8D	D_RI	D_RL	0	Receiver 8 – Digital Data Output to Terminal Equipment The XRT4500 receives a line signal (in either the V.10 or V.28 manner) via the RX8I input pin (Pin 25). The XRT4500 then converts this data into a digital format (e.g., a CMOS level binary data stream) and outputs it via this pin. The exact functionality of this output pin depends upon whether the XRT4500 is operating in the DCE or DTE Modes.
					DCE Mode – Remote Loop-back Indicator Output If the XRT4500 has been configured to operate in the DCE Mode – This output pin should be connected to the "RL" (Remote Loop-back) indicator input pin (of the Terminal Equipment).
					DTE Mode – Ring Indicator (or Test Mode Indicator) Output If the XRT4500 has been configured to operate in the DTE Mode – This output pin should be connected to either the "RI" (Ring Indicator) or "TM" (Test Mode) input pin of the Terminal Equipment.
					Notes: This output pin is tri-stated if the EN_OUT* input pin (pin 48) is "HIGH". If the XRT4500 has been configured to operate in the "Registered" Mode, then data will be outputted via this pin, upon the rising edge of the REG_CLK clock signal.
24	REG			I	Register Mode Control Select Input Pin: This input pin permits the user to configure the XRT4500 to operate in either the "Registered" Mode or in the "non-Registered" Mode. If the XRT4500 has been configured to operate in the "Registered" Mode, then the following will happen.
					Data at the "TX5D" and "TX8D" input pins (Pins 15 & 17) will be latched into the XRT4500 circuitry upon the rising edge of the clock signal applied at the "REG_CLK" input pin.
					Data will be output via the "RX5D" and "RX8D" pins, upon the rising edge of the clock signal applied at the "REG_CLK" input pin.
					If the XRT4500 has been configured to operate in the "Non-Registered" Mode, then the "REG_CLK" clock signal will have no effect on the processing of signals via the "TX5D", "TX8D", "RX5D" and "RX8D" pins.
					Setting the "REG" input to "HIGH" configures the XRT4500 to operate in the "Registered" Mode.
					Setting the "REG" input to "LOW" configures the XRT4500 to operate in the "Non-Registered" Mode.
					This pin contains an internal $20 \text{K}\Omega$ pull-down to ground.





PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
25	RX8I	RIA	RLA	I	Receiver 8 – Line Input Pin: This input pin accepts either a V.10 or V.28 type signal from the line. Receiver 8 will then convert this signal into a "CMOS" level (digital) signal and output this signal to the Terminal Equipment via the RX8D output pin (Pin 23). The exact function of this output pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode. DTE Mode – The RI line signal DCE Mode – The RL line signal Notes: 1. For some DTE applications, this input pin would accept the "RI" (Ring Indicator) line signal (in either the V.10 or V.28 format) form the DCE Terminal Equipment.
					 For some DCE applications, this input pin would accept the "RL" (Remote Loop-back") line signal (in either the V.10 or the V.28 format) from the DTE Terminal Equipment.
26	VSS				-6V Power: This supply voltage is internally generated by the Switching Regulator Circuit within the XRT4500. The -6V is used by receivers 4, 5, 6, 7 and 8. If a -6V supply is available, then the external components can be eliminated.
27	TR7	LLA	LLA	1/0	Transceiver # 7 I/O Pins The exact function of this pin depends upon whether the XRT4500 is operating in the DCE or DTE Modes. DTE Mode – Transmitter 7 – Single Ended Data Output to Line Transceiver 7 accepts a CMOS level signal via the "TX76D" input pin (pin 28). This digital data is converted into either a V.10 or V.28 electrical signal; which is then output (via this pin), on the line to the Remote Terminal Equipment. DCE Mode – Receiver 7 – Single Ended Data Input from Line This input pin accepts the line signal, from the Remote Terminal Equipment, in a "single-ended" manner. This line signal is converted into a CMOS level signal and is output (to the local Terminal Equipment) via the "RX67D" output pin (Pin 32).
28	TX76D	D_LL	D_DCD	I	Digital Input – Refer to Mode Control Tables, Table 3 & Table 4.



PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
29	TR6A	DCDA	DCDA	I/O	Transceiver # 6 Line Signal I/O Pin: The exact function of this pin depends upon whether the XRT4500 has been configured to operate in the DCE or DTE Mode. DTE Mode: Negative Polarity Input of DCD (Data Carrier Detect) Signal: This input pin (along with TR6B, pin 30) accepts the line signal,
					from the remote terminal equipment, in either a Single-Ended or Differential manner. This line signal is converted to CMOS level signals and is outputted (to the local terminal equipment) via the RX67D output pin (Pin 32).
					DCE Mode: Negative Polarity Output Signal (of DCD-Data Carrier Detect) to the Line: Transceiver 6 accepts TTL level binary data stream, via the "TX67D" (pin 28) input pin. This output pin, along with "TR6B" (pin 30) will output this data to the Remote Terminal Equipment). via an Analog Line Signal.
30	TR6B	DCDB	DCDB	I/O	Transceiver #6 Line Signal I/O Pin The exact function of this pin, depends upon whether the XRT4500 has been configured to operate in the DCE or DTE Mode.
					DTE Mode: Receiver 6 – Positive Polarity Input of DCD (Data Carrier Detect) Signal:
					This input pin (along with TR6A, pin 29) accepts the line signal, from the remote terminal equipment, in a Differential manner. This line is converted to CMOS signal levels and is output (to the local terminal equipment) via the RX67D output pin (Pin 32).
					DCE Mode: Transmitter 6 – Positive Polarity Output of DCD (Data Carrier Data Signal) Pin: Transceiver 6 accepts a TTL level binary data stream, via the TX67D (pin 28) input pin. This output pin (along with TR6A, pin 29) will output this data (to the remote terminal equipment) via an Analog line signal.
					Note: This I/O pin is not used if the XRT4500 has been configured to operate in the V.28/EIA-232 Communications Interface Mode.





PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
31	DCE/DTE	LOW	HIGH	I	DCE/DTE Mode Select: This input pin permits the user to configure the XRT4500 to operate in either the DCE Mode or in the DTE Mode. Logic 0: DTE Mode Operation When the XRT4500 is configured to operate in the "DTE" Mode, then "Transceiver # 3" will be configured to function as a Receiver. Logic 1: DCE Mode Operation When the XRT4500 is configured to operate in the "DCE" Mode, then "Transceiver # 3" will be configured to function as a Transmitter. This input pin contains an internal 20KΩ pull-up to VDD.
32	RX67D	D_DCD	D_LL	0	Transceiver 6/7 Digital Output Pin: The exact function of this pin depends upon whether the XRT4500 has been configured to operate in the DCE or DTE Mode. DTE Mode – Data Carrier Detect (DCD) Output Pin When the XRT4500 is operating in the DTE Mode, this transceiver functions as a "line receiver". This line receiver accepts either a V.10, V.28 or V.11 line signal via the TR6A and TR6B pins (pins 29 and 30) and converts this line signal into a CMOS level binary data stream. This binary data stream is output via this pin. For DTE applications, this output pin should be connected to the "DCD" input pin of the "Terminal Equipment". DCE Mode – Local Loop-back (LL) Indicator Output Pin When the XRT4500 is operating in the DCE Mode, this transceiver functions as a "line receiver". This line receiver accepts either a V.10, or V.28 line signal via the TR7 input pin (pin 27) and converts this line signal into a CMOS level binary data stream. This binary data stream is output via this pin. For DCE applications, this input pin should be connected to the "LL" input pin of the "Terminal Equipment".

Note: Signal names beginning with D_ are digital signals.

Note: Signal names ending with B and A are the positive and negative polarities of differential signals respectively.



PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
33	RX5D	D_DSR	D_DTR	0	Receiver 5 – Digital Data Output to Terminal Equipment The XRT4500 accepts a line signal (in either the V.10, V.11 or V.28 manner) via the RX5A and RX5B input pins (Pins 35 & 36). The XRT4500 then converts this data into digital format (e.g., a CMOS level binary data stream) and outputs it to the Terminal Equipment via this pin. The exact role that this pin plays depends upon whether the XRT4500 device is operating in the DCE or DTE modes. DTE Mode – Data Set Ready (DSR) Output Pin For DTE applications, this output pin should be connected to the "DSR" input of the Terminal Equipment. DCE Mode – Data Terminal Ready (DTR) Output Pin For DCE applications, this output pin should be connected to the "DTR" input pin of the Terminal Equipment. Note: 1. This output pin is tri-stated if the EN_OUT input pin (pin 48) is "HIGH". 2. If the XRT4500 has been configured to operate in the "Registered" Mode, then data will be outputted via this pin upon the rising edge of the "REG_CLK" clock signal.
34	E			I	Echo Clock Mode Select Input Pin This input pin permits the user to enable or disable the "Echo-Clock" Mode feature within the XRT4500 device. If the user configures the XRT4500 to operate in the "Echo-Clock" Mode, then the RX3D output pin (Pin 73) will be internally looped into the "TX2D" input pin (Pin 67). Setting this input pin "LOW" enables the "Echo-Clock" Mode. Setting this input pin "HIGH" disables the "Echo-Clock" Mode. Note: The "Echo-Clock" Mode feature is only available if the XRT4500 is operating in the DTE Mode. This input pin contains an internal 20KΩ pull-up to VDD.

Note: Signal names beginning with D_ are digital signals.

Note: Signal names ending with B and A are the positive and negative polarities of differential signals respectively.





PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
35	RX5B	DSRB	DTRB	I	Receiver 5 – Positive Data Differential Input from Line The XRT4500 will accept either a V.10, V.11 or V.28 type signal via this input pin, along with RX5A (Pin 36) and will generate a result- ing CMOS level binary data stream, via the RX5D (Pin 33) output pin. The exact function of this input pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode. DTE Mode – Positive polarity portion of the DSR line signal. DCE Mode – Positive polarity portion of the DTR line signal. Note: This output pin is not used if the XRT4500 has been con- figured to operate in either the V.28/EIA-232 or V.10 Modes.
36	RX5A	DSRA	DTRA	I	Receiver 5 – Negative Data Differential Input from Line The XRT4500 will accept either a V.10, V.11 or V.28 type signal via this input pin, along with RX5B (pin 35) and will generate a resulting CMOS level binary data stream, via the RX5D (Pin 33) output pin. The exact function of this input pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode. DTE Mode – Negative polarity portion of the DSR line signal. DCE Mode – Negative polarity portion of the DTR line signal. Note: If the XRT4500 has been configured to operate in either the V.28/EIA-232 or V.10 Modes, then all of the data will be out- put (to the line) in a single-rail manner via this output pin.
37	RX4A	CTSA	RTSA	I	Receiver 4 – Negative Data Differential Input from Line The XRT4500 will accept either a V.10, V.11 or V.28 type signal via this input pin, along with RX4B (pin 38) and will generate a resulting CMOS level binary data stream, via the RX4D output pin (Pin 40). The exact function of this input pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode. Note: If the XRT4500 has been configured to operate in either the V.28/EIA-232 or V.10 Modes, then all of the data will be out- put (to the line) in a single-rail manner via this output pin.
38	RX4B	CTSB	RTSB	I	Receiver 4 – Positive Data Differential Input from Line The XRT4500 will accept either a V.10, V.11 or V.28 type signal via this input pin, along with RX4A (pin 37) and will generate a resulting CMOS level binary data stream, via the RX4D output pin (Pin 40). The exact function of this input pin depends upon whether the XRT4500 device is operating in the DTE or DCE mode. Note: This output pin is not used if the XRT4500 has been con- figured to operate in either the V.28/EIA-232 or V.10 Modes.

Note: Signal names beginning with D_ are digital signals.

NOTE: Signal names ending with B and A are the positive and negative polarities of differential signals respectively.



PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
39	SLEW_CNTL			0	V.28/V.10 Slew-Rate Control Pin – This pin permits the user to specify the slew rate of the V.10 or V.28 output driver. The user accompanies this by connecting a resistor (of a specific value) between this pin and ground. Figure 34 presents a plot which depicts the relationship between the 'Rise/Fall Time' of a V.10 output signal (from the XRT4500) and the value of this resistor. Figure 35 presents a plot which depicts the relationship between the slew-rate (expressed in terms of V/µs) of a V.28 output signal (from the XRT4500) and the value of this resistor.
40	RX4D	D_CTS	D_RTS	O Receiver 4 – Digital Data Output to Terminal Equipment This output pin is the digital (CMOS level) representation of the line signal that is applied to the RX4A (pin 37) and RX4B (pin 38) input pins. The exact role that this pin plays depends upon whether the XRT4500 is operating in the DCE or DTE Mode. DCE Mode – CTS (Clear to Send) Output Signal For DCE Mode applications, this output pin should be connected to the "CTS" input pin of the Terminal Equipment. DTE Mode – RTS (Request to Send) Output Signal For DTE Mode applications, this output pin should be connected to the "RTS" input pin of the Terminal Equipment.	
41	Vsense			I	Switching Regulator - Voltage sense input
42	Isense			I	Switching Regulator - Current sense input
43	GND_REG				Switching Regulator Ground
44	LATCH			I	Mode Control Input Latch Enable – Logic 0: This input pin permits the user to latch the states of the Mode Control Input pins (4, 5, and 6) (M0, M1, and M2) into the XRT4500 circuitry. This feature frees up the signals (driving the Mode Control Input pins) for other purposes. Driving this input, from "low" to "high" latches the contents of the Mode Control pins of the XRT4500 (into the XRT4500 circuitry). For the duration that the LATCH input pin is "high", the user can change the state of the signals controller the M0, M1 and M2 input pins, without effecting the operation of the XRT4500.
45	CLKFS			0	Internally Generated 500kHz Clock – This clock signal is internally used to drive both the switching regulator and the digital 'Glitch' filters. The user is advised to leave this pin floating.

Note: Signal names beginning with D_ are digital signals.

Note: Signal names ending with B and A are the positive and negative polarities of differential signals respectively.





PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
46	E_232H			 High Speed RS-232 Enable – Logic 0 enables high speed RS-232 mode (drives 3KΩ in parallel with 1000pF at 256 KHz). Internal 20KΩ pull-up to VDD. This input pin permits the user to either enable or disable the 'High-Speed RS-232 Driver' feature. The non high speed mode provides a 120 Kbps clock rate. Note: This pin setting applies to all 'RS-232/V.28 Drivers' within the XRT4500. 	
47	V _{DD}				Analog VDD for the Internal Switching Regulator
48	EN_OUT			I	Output Enable Pin for Receiver 5 and 8 This active-low output pin permits the user to tri-state the "RX5D" and "RX8D" output pins (Pins 23 & 33). Setting this input pin "low" causes the XRT4500 to tri-state the "RX5D" and "RX8D" output pins. Conversely, setting this input pin "high" enables the "RX5D" and the "RX8D" output drivers for signal transmission to the local Terminal Equipment. This input pin contains an internal $20k\Omega$ pull-down resistor to ground.
49	REG_CLK			I	 Register Mode Clock Input Signal: If the XRT4500 has been configured to operate in the "Registered" Mode, then a rising clock edge at this input causes the XRT4500 to do the following. Data at the TX5D and TX8D input pins (Pins 15 & 17) will be latched into the XRT4500 circuitry. Data will be outputted via the RX5D and RX8D pins (Pins 23 & 33). This input pin has no function when the XRT4500 is operating in the "Non-Registered" Mode. The user configures the XRT4500 to operate in the "Registered" Mode, by pulling the "REG" input pin to V_{DD}. This input pin contains an internal 20kΩ pull-up to V_{DD}.

NOTE: Signal names beginning with D_ are digital signals. **NOTE:** Signal names ending with B and A are the positive and negative polarities of differential signals respectively.



PIN DESCRIPTIONS (CONT.)

PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
50	2CK/3CK			I	 2 or 3 Clock Select Input Pin This input pin permits the XRT4500 to operate in either the "2 Clock" or "3 Clock" Mode. If the XRT4500 is configured to operate in the '2-Clock' mode, then the XRT4500 will synthesize the 'RX2D' Clock signal, from the clock signal applied at the 'TX3D' input pin. Conversely, if the XRT4500 is configured to operate in the '3 Clock' Mode, then the XRT4500 will synthesize the 'RX2D' Clock signal from the live signal received via 'RX2A' and 'RX2B' input pin. Setting this input pin "high" configures the XRT4500 to operate in the "2 Clock" Mode. Conversely, setting this input pin "low" configures the XRT4500 to operate in the "3 Clock" Mode. Note: This input pin is ignored if the XRT4500 is configured to support the X.21 Communications Interface. Logic Don't Care: 1 Clock When in the X.21 Mode (M2, M1, M0 = 011) Logic 0: 3 Clocks When Mode ≠ X.21 (M2, M1, M0 ≠ 011) Logic 1: 2 Clocks When Mode ≠ X.21 (M2, M1, M0 ≠ 011) Note: This input pin is ignored if the XRT4500 is configured to operate in the DTE Mode. This input pin contains an internal 20kΩ pull-up to V_{DD}.
51	VDD_REG				Analog VDD – Charge pump and switching regulator output drivers
52	SR_OUT			0	Switching Regulator – Inductor driver output

Note: Signal names beginning with D_ are digital signals.

Note: Signal names ending with B and A are the positive and negative polarities of differential signals respectively.





PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
53	OSCEN			I	Test Oscillator Enable – Active Low; This active-low input pin permits the user to enable or disable the "Internal Oscillator" within the XRT4500. If the user enables this feature then the XRT4500 will begin generating a clock signal via both the RX2D and RX3D output pins. The frequency of this clock signal ranges between 32kHz and 64kHz. This clock signal can be used to support "Stand-Alone DTE Diagnostic" Testing. Setting this input to "0" enables the "Internal Oscillator". Setting this input to "1" disables the "Internal Oscillator". Note: The "Internal Oscillator" is only available if the XRT4500 is operating in the DTE Mode. This input pin contains an internal 20kΩ pull-up to V _{DD} .
54	CLKINV			I	Invert Clock Input Pin – This 'Active -Low' input pin permits the user to either enable or disable the 'Clock/Inversion' feature. The exact manifestation of the 'Clock Inversion' feature depends upon whether the XRT4500 is operating in the 'DCE' or 'DTE' Mode. If the XRT4500 is operating in the DTE Mode, then the RX3D output signal (which is receiving the TXC signal) will be inverted before it is outputted to the terminal equipment. If the XRT4500 is operating in the DCE Mode, then the TX3D input signal (which is transmitting the TXC signal) will be inverted before it converted into the analog format and is output to the line. Setting this input pin 'Low' enables the 'Clock Inversion' feature. Conversely, setting this input pin 'High' disables this feature. Note: This input pin contains an internal $20k\Omega$ pull-up to V_{DD}
55	DTINV			I	Invert Data – Active Low; Logic 0: Data Inverted. Logic 1: Data not Inverted. Internal 20ΚΩ pull-up V _{DD} .
56	VSS_T123				-6V Power Supply Signal: This supply voltage is internally generated by the Switching Regulator Circuit within the XRT4500.
57	GND				Digital Ground: for transmitters 1, 2, and 3
58	VDD_T123				Analog VDD: for transmitters 1, 2, and 3
59	GND_T12				Analog Ground: Transmitters 1 and 2



PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION	
60	TX1D	D_TXD	D_RXD	I	Transmitter 1 – Digital Data Input from Terminal Equipment The exact role that this input pin plays depends upon whether the XRT4500 is operating in the DTE or DCE Modes.	
					DTE Mode – TXD (Transmit Data) Input: The DTE Terminal Equipment is expected to apply the TXD (Transmit Data) to this input pin.	
					The XRT4500 will convert this binary data stream into either the V.35, V.11, or V.28 format and will output this data via the TX1A and TX1B output pin.	
					DCE Mode – RXD (Receive Data) Input: The DCE Terminal Equipment is expected to apply the RXD (Receive Data) to this input pin.	
					The XRT4500 will convert this binary data stream into either the V.35, V.11 or V.28 format and will output this data via the TX1A and TX1B output pins.	
61	CM_TX1			0	AC GND- Transmitter 1 Output Termination center tap in V.35 Mode. Connect a 0.1µF capacitor to ground.	
62	TX1B	TXDB	RXDB	0	Transmitter 1 – Positive Data Differential Output to line. The exact function of this output pin depends upon whether the XRT4500 is operating in the DCE or DTE Modes.	
					DTE Mode: Transmit Data (TXD) – Positive Polarity Output Line Signal Transmitter 1 accepts a TTL Level binary data stream (as the "Transmit Data" – TXD) from the DTE Terminal Equipment. Transmitter 1 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 and V.35, prior to transmission to the line.	
					If this data is being converted into either the V.11 or V.35 format, then this pin outputs the positive-polarity portion of the "TXD" data to the line. If this data is being converted into either the V.10 or V.28 formats, then this pin is inactive.	
					DCE Mode: Receive Data (RXD) – Positive Polarity Output Line Signal	
					Transmitter 1 accepts a CMOS (or TTL) level signal binary data stream (as the "Receive Data" – RXD) from the DCE Terminal Equipment. Transmitter 1 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 and V.35 prior to transmission to the line.	
					If this data is being converted into either the V.11 or V.35 format, then this pin outputs the positive polarity portion of the "RXD" data to the line. If this data is being converted into either the V.10 or V.28 formats, then this pin is inactive.	





PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
63	TX1A	TXDA	RXDA	0	Transmitter 1 – Negative Data Differential Output to Line The exact function of this output pin depends upon whether the XRT4500 is operating in the DCE or DTE Modes.
					DTE Mode: Transmit Data (TXD) – Negative Polarity Output Signal Transmitter 1 accepts a TTL level binary data stream (as the "Transmit Data" – TXD) from the DTE Terminal Equipment. Transmitter 1 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 and V.35 prior to transmission to the line. If this data is being converted into either the V.11 or V.35 format, then this pin outputs the negative-polarity portion of the "TXD" data to the line. If this data is being converted into either the V.10 or V.28 formats, then this pin outputs this data to the line in a single-ended manner. DCE Mode: Receive Data (RXD) – Negative Polarity Output Line Signal Transmitter 1 accepts a TTL level binary data stream (as the "Receive Data" – RXD) from the DCE Terminal Equipment. Transmitter 1 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 and V.35 prior to transmission to the line. If this data is being converted into either the V.11 or V.35 format,
					then this pin outputs the negative-polarity portion of the "RXD" data to the line. If this data is being converted into either the V.10 or V.28 formats, then this pin outputs this data to the line in a single-ended manner.



PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
64	TX2A	SCTEA	RXCA	0	Transmitter 2 – Negative Data Differential Output to Line The exact function of this output pin depends upon whether the XRT4500 is operating in the DCE or DTE Mode. DTE Mode Transmit Clock Echo (SCTE) – Negative Polarity Output Signal Transmitter 2 accepts a TTL level binary data system (as the 'Transmit Clock Echo' – SCTE) from the DTE terminal equip- ment. Transmitter 2 converts this digital data into any of the fol- lowing electrical formats: V.10, V.11, V.28 or V.35 prior to transmission to the line. If this data is being converted into the V.11 or V.35 electrical format then this pin outputs the 'Negative Polarity' portion of the 'SCTE' data to the line. If this data is being converted into the V.10 or V.28
					electrical format, tthen this pin outputs this data to the line in a single-ended manner. DCE Mode Receive Clock (RXC) Signal – Negative Polarity Output Line Signal Transmitter 2 accepts a TTL level binary data system (as the 'Receive Clock - RXC) from the DCE terminal equipment. Transmitter 2 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 or V.35 prior to transmission to the line. If this data is being converted into the V.11 or V.35 electrical format then this pin outputs the 'Negative Polarity' portion of the 'RXC' data to the line. If this data is being converted into the V.10 or V.28 electrical format, then this pin outputs this data to the line in a single-ended manner.



X EXAR

XRT4500 MULTIPROTOCOL SERIAL NETWORK INTERFACE IC

REV. 1.0.5

PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
65	TX2B	SCTEB	RXCB	O	Transmitter 2 – Positive Data Differential Output to line. The exact function of this output pin depends upon whether the XRT4500 is operating in the DCE or DTE Mode. DTE Mode Transmit Clock Echo (SCTE) – Positive Polarity Output Signal Transmitter 2 accepts a TTL level binary data system (as the 'Transmit Clock Echo' – SCTE) from the DTE terminal equipment. Transmitter 2 converts this digital data into any of the following electrical formats: V10, V.11, V.28 or V.35 prior to transmission to the line. If this data is being converted into the V.11 or V.35 electrical format then this pin outputs the 'Positive Polarity' portion of the 'SCTE' data to the line. If this data is being converted into the V.10 or V.28 electrical format, then this output pin is in-active. DCE Mode Receive Clock (RXC) Signal – Positive Polarity Output Line Signal Transmitter 2 accepts a TTL level binary data system (as the 'Receive Clock - RXC) from the DCE terminal equipment. Transmitter 2 converts this digital data into any of the following electrical formats: V.10, V.11, V.28 or V.35 prior to transmission to the line. If this data is being converted into the V.11 or V.35 electrical format then this pin outputs the 'Positive Polarity' portion of the 'RXC' data to the line. If this data is being converted into the V.10 or V.28 electrical format, then this output pin is in-active.
66	CM_TX2			0	Transmitter 2 Output Termination Center Tap in V.35 Mode – This pin should be by-passed to ground with an external 0.1µF capacitor.



PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION
67	TX2D	D_SCTE	D_RXC	I	Transmitter 2 – Digital Data Input from Terminal Equipment The exact role that this input pin plays, depends upon whether the XRT4500 is operating in the DTE or DCE Mode. DTE Mode: SCTE (Transmit Clock Echo) Input
					The Serial Communications Controller (at the DTE Terminal) is expected to derive the SCTE (Transmit Clock Echo) clock signal, from the TXC signal, and input it (into the XRT4500) via this input pin. The XRT4500 will convert this binary data stream into either the V.35, V.11 or V.28 format and will output this data via the TX2A and TX2B output pins.
					DCE Mode: RXC (Receive Clock) Input The Serial Communications Controller (at the DCE Terminal) is expected to apply the RXC clock signal to this input pin. The XRT4500 will convert this binary data stream into either the V.35, V.11 or V.28 format and will output this data via the TX2A and TX2B output pins.
					Note: If the XRT4500 has been configured to operate in both the DTE and the "Echoed Clock" Mode, then the XRT4500 will ignore this input pin and will instead use the clock signal which is output via the "D_TXC" output pin (e.g., RX3D or pin 73).
68	TX3D	D_X	D_TXC	I	Transmitter 3 – Digital Data Input from Terminal Equipment The exact role that this pin plays depends upon whether the XRT4500 is operating in the DCE or DTE Modes.
					DTE Mode: This input pin is not used
					DCE Mode: TXC – Transmit Clock Signal This input pin functions as the "TXC" (Transmit Clock) input signal from the DCE Terminal. The XRT4500 will convert this "digital" clock data into either the V.35, V.11 or V.28 format and will output this data via the TR3A and TR3B output pins.
69	CM_TR3			0	DTE Mode: AC GND – Transmitter 3 Output Termination center tap in V.35 Mode. Connect a 0.1µF capacitor to ground. DCE Mode: AC GND – Receiver 3 Input Termination center tap in V.35 Mode. Connect a 0.1µF capacitor to ground.
70	TR3A	TXCA	TXCA	I/O	DTE Mode: Receiver 3 – Negative Data Differential Input from Line DCE Mode: Transmitter 3 – Negative Data Differential Output to Line.
71	TR3B	TXCB	TXCB	I/O	DCE Mode: Transmitter 3 – Positive Data Differential Output to Line.
					DTE Mode: Receiver 3 – Positive Data Differential Input from Line.





PIN #	Signal	DTE MODE	DCE MODE	TYPE	FUNCTION	
72	GND				Analog GND: Receivers 4, 5, 6, 7 and 8	
73	RX3D	D_TXC	D_X	O Receiver 3 – Digital Output to Terminal Equipment: This output pin is the digital (CMOS level) representation of the line signal that is received via the TR3A (pin 70) and TR3B (pin 71) input pins. The exact role that this pin plays depends upon whether the XRT4500 is operating in the DCE or DTE Mode. DTE Mode: TXC – Transmit Clock Signal This output pin functions as the "TXC" (Transmit Clock) output signal to the Terminal Equipment. The DTE Terminal Equipment will typically use this signal to synthesize the SCTE clock signal. DCE Mode: This output pin is NOT used. Note: If the "Internal Oscillator" (within the XRT4500) is enabled, then this pin will output a 32kHz to 64kHz clock signal. This clock signal can be used for "Stand-Alone DTE Diagnostic" Testing.		
74	RX2D	R_RXC	D_SCTE	, ,		
75	EN_FLTR			I	Enable Glitch Filter on Receiver 4, 5, 6, 7, 8 inputs. Internal $20k\Omega$ pull-down	
76	RX2B	RXCB	SCTEB	I	Receiver 2 – Positive Data Differential Input from Line	
77	RX2A	RXCA	RXCB	I	Receiver 2 – Negative Data Differential Input from Line	



PIN DESCRIPTIONS

PIN #	Signal	DTE MODE	DCE MODE	TYPE FUNCTION	
78	RX1A	RXDA	TXDA	I	Receiver 1 – Negative Data Differential Input from Line
79	RX1B	RXDB	TXDB	I Receiver 1 – Positive Data Differential Input from Line The exact function of this input pin depends upon whether the XRT4500 is operating in the DCE or DTE Mode. This input pin, along with "RX1A" (pin 78) will accept a line signal in either the V.35, V.11, V.28/EIA-232 or V.10 electrical format. Receiver 1 will then convert this line signal into a CMOS level binary data stream, and will output this data (to the Terminal Equipment) via the "RX1D" output pin (pin 1). DCE Mode – Receive Data (RXD) – Negative Polarity Input Line Signal	
80	EN_TERM			I	Enable Input Termination for Receiver 1, 2, 3, in V.11 Mode. Internal $20k\Omega$ pull-down to ground.



ELECTRICAL CHARACTERISTICS

Supply Voltage	MIN	Түр	MAX	UNITS	TEST CONDITIONS
Vpp +12V Supply	11	12	13	V	Full Load on V.28
Vss	-5.7	-6.0	-6.3	V	Full Load on V.28

IDD in DCE Mode- Ta=25°C, VDD=5V, Data and Clock at maximum operating frequencies unless otherwise specified

PARAMETER	Min	Түр	Max	UNITS	TEST CONDITIONS
V.10 M0=0, M1=0, M2=0	145 160 180	160 180 200	190 215 240	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 10 kHz Typical Load at 50 kHz
EIA-530-A (V.11) M0=1, M1=0, M2=0	125 205 230 275	140 230 255 305	170 275 305 365	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
EIA-530 , RS449 , V.36 M0=0, M1=1, M2=0	120 195 225 270	135 215 250 300	160 260 300 360	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
X.21 M0=1, M1=1, M2=0	115 195 215 260	130 215 240 290	155 260 290 350	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
V.35 M0=0, M1=0, M2=1	215 255 265 290	240 285 295 320	290 340 355 385	mA	No Load or Signal, TX Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
RESERVED M0=1, M1=0, M2=1	120 200 225 270	135 225 250 300	160 270 300 360	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
RS-232 (V.28) M0=0, M1=1, M2=1	115 215 225	130 240 250	155 290 300	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 10 kHz Typical Load at 100 kHz
POWER DOWN M0=1, M1=1, M2=1	80	90	110	mA	Reduced Power Mode

Notes:

- Absolute Maximum Ratings are those beyond which the safety of a device may be impaired.
- 2. All currents into device pins are positive; all currents out of device are negative. All voltages are referenced to device ground unless otherwise specified.
- 3. The efficiency of the switching regulator and the charge pump is approximately 70%. The actual power dissipation of the XRT4500 at 5V, with maximum loading, is 660mW in V.10, 700mW in V.11,
- 950mW in V.35 and 800mW in the V.28 mode. In the "Reduced Power Mode" the XRT4500 chip dissipation is 310mW.
- 4. "Typical Load" is the corresponding receiver in another XRT4500 operating in the DTE mode.
- 5. A 50% duty cycle square wave, at the specified frequency in the table, is applied to all Clock and Data lines of the High Speed Transmitters).
- 6. A 10 KHz 50% duty cycle square wave is applied to all Handshake Lines (Low Speed Transmitters).



7. Input termination is enabled on High Speed V.11 Receivers.

IDD in DTE Mode - Ta=25°C, VDD=5V, Data and Clock at maximum operating frequencies unless otherwise specified

PARAMETER	Min	Түр	Max	UNITS	TEST CONDITIONS
V.10 M0=0, M1=0, M2=0	145 160 170	160 180 190	190 215 230	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 10 kHz Typical Load at 50 kHz
EIA-530-A (V.11) M0=1, M1=0, M2=0	130 190 210 250	145 210 235 280	175 250 280 335	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
EIA-530, RS449, V.36 M0=0, M1=1, M2=0	125 180 205 245	140 200 230 275	170 240 275 330	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
X.21 M0=1, M1=1, M2=0	120 170 190 230	130 190 210 255	155 230 250 305	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
V.35 M0=0, M1=0, M2=1	180 220 235 255	200 245 260 285	240 295 310 340	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
RESERVED M0=1, M1=0, M2=1	125 185 205 245	140 205 230 275	170 245 275 330	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 1 MHz Typical Load at 4 MHz Typical Load at 10 MHz
RS-232 (V.28) M0=0, M1=1, M2=1	115 200 205	130 220 230	155 265 275	mA	No Load or Signal, Tx Digital Inputs tied High Typical Load at 10 kHz Typical Load at 100 kHz
POWER DOWN M0=1, M1=1, M2=1	80	90	110	mA	Reduced Power Mode

Notes:

- 1. Absolute Maximum Ratings are those beyond which the safety of a device may be impaired.
- All currents into device pins are positive; all currents out of device are negative. All voltages are referenced to device ground unless otherwise specified.
- 3. The efficiency of the switching regulator and the charge pump is approximately 70%. The actual power dissipation of the XRT4500 at 5V, with maximum loading, is 660mW in V.10, 700mW in V.11, 950mW in V.35 and 800mW in the V.28 mode. In
- the "Reduced Power Mode" the XRT4500 chip dissipation is 310mW.
- 4. "Typical Load" is the corresponding receiver in another XRT4500 operating in the DCE mode.
- 5. A 50% duty cycle square wave, at the specified frequency in the table, is applied to all Clock and Data lines of the High Speed Transmitters).
- 6. A 10 KHz 50% duty cycle square wave is applied to all Handshake Lines (Low Speed Transmitters).
- 7. Input termination is enabled on High Speed V.11 Receivers.



TA = 25°C, VDD = 5V, VSS = -6V, VPP = 12V, MAXIMUM OPERATING FREQUENCY UNLESS OTHERWISE SPECIFIED

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS		Mode		INTERFACE/CONDITIONS
SUPPLY C	JRRENTS			•		МО	M1	M2	TEST CONDITIONS
I _{DD}	V _{DD} Supply Current		27	32	mA	0	0	0	V.10, No Load, No Signal
	(DCE Mode, All Digital Pins = GND or V _{DD})		75	90	mA	0	0	0	V.10, Full Load, w/ Signal
	T IIIO - GIVE OI VEDEN		27	32	mA	1	0	0	EIA-530A, No Load, (V.11)
			230	270	mA	1	0	0	EIA-530A, Full Load, (V.11)
			65	75	mA	0	0	1	V.35, No Load on V.28 Drivers
			68	80	mA	0	0	1	V.35, Full Load on V.28 Drivers
			20	25	mA	0	1	1	RS232, No Load
			26	32	mA	0	1	1	RS232, Full Load
			16	20	mA	1	1	1	Reduced Power Mode

ELECTRICAL CHARACTERISTICS (CONTIUED)

SYMBOL	PARAMETER	Min	Түр	Max	Unit	CONDITIONS			
LOGIC INF	LOGIC INPUTS								
VIH	Logic Input High Voltage	2			V	TTL Compatible			
V_{IL}	Logic Input Low Voltage			0.8	V	TTL Compatible			
I _{IN}	Logic Input Current			±250	μΑ	With $20k\Omega$ internal pull-up/down resistor to ground			
Logic Ou	LOGIC OUTPUTS								
V _{OH}	Output High Voltage	3	4.5		V	I _O = -4mA, TTL/CMOS Compatible			
V _{OL}	Output Low Voltage		0.3	0.8	V	I _O = 4mA, TTL/CMOS Compatible			
I _{OSR}	Output Short-Circuit Current	-60		60	mA	$0V \le V_O \le V_{DD}$, TTL Compatible			
I _{OZR}	Three-State Output Current	0	±1		μΑ	$\begin{aligned} \text{M0 = MI = M2 = V}_{DD} \text{ 0V} \leq \text{V}_{O} \leq \\ \text{V}_{DD}, \text{TTL Compatible} \end{aligned}$			



POWER SUPPLY CONSUMPTION

When external power supplies are available, the switching regulator and charge pumps may be disabled to save on component cost and current consumption from the +5V supply.

The table below shows the typical currents the +5V, +12V and -6V supplies require for each of the interface modes.

	I _{DD}	I _{PP}	I _{SS}			Mode		INTERFACE/CONDITIONS
SUPPLY	+5V	+12V	-6V	Unit	M2	M1	МО	
	27	17	40	mA	0	0	0	V.10, No Load, No Signal
	75	17	-160	mA	0	0	0	V.10, Full Load with Signal
	27	15	-35	mA	0	0	1	EIA-530A, No Load (V.11)
	230	15	-130	mA	0	0	1	EIA-530A, Full Load (V.11)
	27	15	-35	mA	0	1	0	EIA-530 (V.36) No Load
	27	15	-35	mA	0	1	1	X.21
	65	15	-70	mA	1	0	0	V.35, No Load on V.28 drivers
	68	45	-120	mA	1	0	0	V.35, Full Load on V.28 drivers
	27	15	-35	mA	1	0	1	Reserved
	20	30	-45	mA	1	1	0	RS-232, No Load
	26	65	-55	mA	1	1	0	RS-232, Full Load

The following two charts show how the IDD current varies with temperature and voltage when only a sin-

gle 5V supply is used in the EIA-530 (V.11) mode. This mode has the highest current consumption.

FIGURE 1. SUPPLY CURRENT VERSUS TEMPERATURE AND SUPPLY VOLTAGE, WITHOUT LOAD OR SIGNAL IN EIA-530 (V.11) MODE







FIGURE 2. SUPPLY CURRENT VERSUS TEMPERATURE AND SUPPLY VOLTAGE, WITH LOAD IN EIA-530 (V.11) MODE



ELECTRICAL CHARACTERISTICS (CONTIUED)

SYMBOL	PARAMETER	Min	Түр	Max	Unit	Conditions
V.11 Drive	er	'	!	!		
V _{OD}	Differential Output Voltage			<u>+</u> 5.5	V	Open Circuit
V _{OD}	Differential Output Voltage	±2				$R_L = 50\Omega$ (Figure 3)
ΔV _{OD}	Change in Magnitude of Differential Output Voltage			0.25	V	$R_L = 50\Omega$ (Figure 3)
V _{OC}	Common Mode Output Voltage			3.0	V	$R_L = 50\Omega$ (Figure 3)
ΔV _{OC}	Change in Magnitude of Common Mode Output Voltage			0.2	V	$R_L = 50\Omega$ (Figure 3)
I _{SS}	Short-Circuit Current			±150	mA	V _O = GND
l _{OZ}	Output Leakage Current		±1	±100	μА	-0.25 V \leq V _O \leq 0.25V, Power Off or Driver Disabled
t _r , t _f	Rise or Fall Time (Transition Time)	4	10	25	ns	(Figures 4, 8)
T _{PLH}	Input to Output	30	70	100	ns	(Figures 4, 8)
T _{PHL}	Input to Output	30	65	100	ns	(Figures 4, 8)
Δt	Inp. to Out. Difference, T _{PLH} - T _{PHL}	0	5	15	ns	(Figures 4, 8)
T _{SKEW}	Output to Output Skew		5		ns	(Figures 4, 8)
V.11 RECE	EIVER	I	l		I .	
	Maximum Transmission Rate	20			MHz	
V_{TH}	Input Threshold Voltage	-0.2		0.2	V	-7V ≤ V _{CM} ≤ 7V
ΔV_{TH}	Input Hysteresis		35	60	mV	-7V ≤ V _{CM} ≤ 7V



ELECTRICAL CHARACTERISTICS (CONTIUED)

SYMBOL	PARAMETER	MIN	Түр	Max	Unit	Conditions				
V.11 Drive	V.11 Driver									
I _{IN}	Input Current (A, B)		±2	±2.5	mA	$-10V \le V_{A,B} \le 10V$				
R _{IN}	Input Impedance	9	10	11	kΩ	$-10V \le V_{A,B} \le 10V$				
t _r ,	RiseTime		10		ns	(Figures 4, 9)				
t _f	Fall Time		5	10	ns	(Figures 4, 9)				
T _{PLH}	Input to Output	30	70	100	ns	(Figures 4, 9)				
T _{PHL}	Input to Output	30	70	100	ns	(Figures 4, 9)				
Δt	Inp. to Out. Difference, T _{PLH} - T _{PHL}	0	10	20	ns	(Figures 4, 9)				

ELECTRICAL CHARACTERISTICS (CONTINUED)

SYMBOL	PARAMETER	Min	Түр	Max	Unit	CONDITIONS
V.35 Drive	er		l			
	Maximum Transmission Rate	20			MHz	
V _{OD}	Differential Output Voltage	±0.44	±0.55	±0.66	V	With Load, (Figure 9)
I _{OH}	Transmitter Output High Current	-12	-11	-10	mA	V _{A, B} = 0V
I _{OL}	Transmitter Output Low Current	10	11	12	mA	V _{A, B} = 0V
l _{OZ}	Transmitter Output Leakage Current		±1	±100	μΑ	$-0.25 \le V_{A,B} \le 0.25V$
t _r , t _f	Rise or Fall Time		5		ns	(Figures 5, 8)
T _{PLH}	Input to Output	30	60	100	ns	(Figures 5, 8)
T _{PHL}	Input to Output	25	55	80	ns	(Figures 5, 8)
Δt	Inp. to Out. Difference, T _{PLH} - T _{PHL}	0	5	20	ns	(Figures 5, 8)
T _{SKEW}	Output to Output Skew		5		ns	(Figures 5, 8)
V.35 Rece	iver					
V_{TH}	Differential Input Threshold Volt.	-0.2		0.2	V	$-2V = (V_A + V_B)/2 = 2V$ (Figure 5)
ΔV_{TH}	Input Hysteresis		35	60	mV	$-2V = (V_A + V_B)/2 = 2V$ (Figure 5)
I _{IN}	Input Current (A, B)		±60		mA	-10V = V _{A, B} = 10V
R _{IN}	Input Impedance (A, B)	135	150	165	Ω	-10V = V _{A, B} = 10V
t _r	Rise Time		10		ns	(Figure 5, 9)
t _f	Fall Time		5		ns	(Figure 5, 9)
T _{PLH}	Input to Output		75	100	ns	(Figure 5, 9)
T _{PHL}	Input to Output		75	100	ns	(Figure 5, 9)



Electrical Characteristics- T_A = 25°C, V_{DD} = 5V \pm 5%

SYMBOL	PARAMETER	Min	Түр	Max	Unit	Conditions
V.10 DRIV	ER			l .	l	
	Maximum Transmission Rate	120			Kbps	
V _O	Output Voltage	±4.0		±6.0	V	Open Circuit, R _L = 3.9k
V _O	Output Voltage	±3.6			V	$R_L = 450\Omega$ (Figure 6)
I _{SS}	Short-Circuit Current			±100	mA	V _O = GND
I _{OZ}	Input Leakage Current		±0.1	±100	μА	-0.25 \leq V _O \leq 0.25V, Power Off or Driver Disabled
t _r , t _f	Rise or Fall Time	0	1.5		μs	(Figures 6, 10), R _L = 450Ω, C _L = 100pF, R _{SLEW_CNTL} = 10k
T _{PLH}	Input to output	1.5	3	6	μs	(Figures 6, 10), $R_L = 450\Omega$, $C_L = 100pF$ $R_{SLEW_CNTL} = 10k$
T _{PHL}	Input to output	0.5	1	2	μs	(Figures 6, 10), $R_L = 450\Omega$, $C_L = 100pF$ $R_{SLEW_CNTL} = 10k$
V.10 REC	EIVER		I	l	l	
V _{TH}	Receiver Input Threshold Voltage	-0.2		0.2	V	
A _{VTH}	Receiver Input Hysteresis		35	60	mV	
I _{IN}	Receiver Input Current	-2.5	±2.0	±2.5	mA	$-10 \le V_A \le 10V$
R _{IN}	Receiver Input Impedance	9	11	12	kΩ	-10 ≤ V _A ≤ 10V
t _r , t _f	Rise or Fall Time		10		ns	(Figures 7, 11)
T _{PLH}	Input to Output		200		ns	(Figures 7, 11)
T _{PHL}	Input to Output		250		ns	(Figures 7, 11)
V.28 Driv	er					
	Maximum Transmission Rate	120			Kbps	
V _O	Output Voltage	±5	±5.5	±6.5	V	Open Circuit RL = 3k (Figure 6)
I _{SS}	Short-Circuit Current			±100	mA	V _O = GND
I _{OZ}	Input Leakage Current		±1	±100	μΑ	$-0.25 \le V_{CM} \le 0.25V$, Power Off or Driver Disabled
SR	Slew Rate	2	5	30	V/μs	(Figures 6, 10), $R_L = 3k$, $C_L = 2500pF$
T _{PLH}	Input to output		2	6	μs	(Figures 6, 10), R _L = 3k, C _L = 2500pF
T _{PHL}	Input to output		2	6	μs	(Figures 6, 10), R _L = 3k, C _L = 2500pF



ELECTRICAL CHARACTERISTICS (CONTINUED)

SYMBOL	PARAMETER	MIN	TYP	MAX	Unit	CONDITIONS				
V.28 RECE	V.28 RECEIVER									
	Maximum Transmission Rate	256			Kbps					
V_{THL}	Input Low Threshold Voltage		1.4	0.8	V					
V _{TLH}	Input High Threshold Voltage	2.0	1.4		V					
A _{VTH}	Receiver Input Hysteresis	0.1	0.4	1.0	V					
R _{IN}	Receiver Input Impedance	3	5	7	kΩ	-15 ≤ V _A ≤ 15V				
t _r , t _f	Rise or Fall Time		10		ns	(Figures 7, 11)				
T _{PLH}	Input to Output		400		ns	(Figures 7, 11)				
T _{PHL}	Input to Output		450		ns	(Figures 7, 11)				

The following tests circuits and timing diagrams are referenced in the preceding Electrical Characteristics Tables.

FIGURE 3. RS422 DRIVER TEST CIRCUIT




FIGURE 4. RS422 DRIVER/RECEIVER AC TEST CIRCUIT






FIGURE 5. V.35 DRIVER/RECEIVER AC TEST CIRCUIT (TX1/RX1, TX2/RX2 ONLY)




FIGURE 6. V.10/V.28 DRIVER TEST CIRCUIT




FIGURE 7. V.10 (RS-423) V.28 (RS-232) RECEIVER TEST CIRCUIT




FIGURE 8. V.11, V.35 DRIVER PROPAGATION DELAYS




FIGURE 9. V.11, V.35 RECEIVER PROPAGATION DELAYS






FIGURE 10. V.10 (RS-423) V.28 (RS-232) DRIVER PROPAGATION DELAYS




FIGURE 11. V.10, V.28 RECEIVER PROPAGATION DELAYS




TABLE 1: RECEIVER SPECIFICATIONS

SINGLE-ENDED OR DIFFERENTIAL	V.35 DIFFERENTIAL	V.11 DIFFERENTIAL	V.10 SINGLE-ENDED	RS232 SINGLE-ENDED
Max Signal Level	± 660 mV	± 6 V	± 6 V	± 15 V
Min Signal Level	± 440 mV	± 300 mV	± 300 mV	± 3 V
Common-Mode Voltage	± 2 V	± 7 V	Note 1	N/A
Max Signal Peak Operation	± 2.66 V	± 10 V	± 10 V	± 15 V
Max Signal Peak no Damage	N/A	± 12 V	± 12 V	± 25 V
Rin Differential	100 Ω±10%	Note 2	N/A	N/A
Rin Common-Mode	150 Ω±15%	N/A	N/A	N/A
DC Rin Each Input to Ground	> 8K Ω	> 8K Ω	> 8K Ω	3K Ω < DC Rin < 7 K Ω
Clock Frequency	20 MHz	20MHz	120KHz	256KHz

Notes:

2. 100 to 150 Ohms terminated.

^{1. ± 7} V on Receivers 1-6, not applicable for Receivers 7-8



TABLE 2: TRANSMITTER SPECIFICATION

SINGLE-ENDED OR DIFFERENTIAL	V.35 DIFFERENTIAL	V.11 DIFFERENTIAL	V. 10 SINGLE-ENDED	RS-232 SINGLE-ENDED
Max Signal Level	\pm 660 mV RL = 100 Ω	V0 < 6 V RL = 3900Ω	4 < V0 < 6 V RL = 3900Ω	\pm 6 V 3000Ω < RL < 7000Ω
Min Signal Level	$\pm 440 \text{ mV}$ RL = 100Ω	2V < VT >0.5 V0 R L = 100Ω	VT > 0.9 V0 RL = 450Ω	± 5 V 3000Ω < RL < 7000Ω
Offset Voltage	N/A	Vos < 3V	N/A	N/A
Rout Differential	100Ω ± 10%	100Ω	N/A	N/A
Rout Common-Mode	150Ω ± 15%	N/A	N/A	N/A
Rout Power Off	N/A	N/A	N/A	> 300Ω
Output Slew Rate/Tr,Tf	20 ns	20 ns	1ms	< 30 V/ms
Clock Frequency	20 MHz	20 MHz	120 KHz	256 KHz

MULTIPROTOCOL SERIAL NETWORK INTERFACE IC





1.0 SYSTEM DESCRIPTION

The XRT4500 Multi-protocol Serial Network Interface IC is a flexible transceiver chip that is capable of supporting the following "Communication Interfaces".

- ITU-T V.35
- ITU-T V.28/EIA-232
- EIA-449
- ITU-T V.36
- ITU-T X.21
- EIA-530
- EIA-530A

The XRT4500 uses the following "electrical interfaces" in order to realize each of these "Communication Interfaces".

- ITU-T V.11/EIA-422
- ITU-T V.10/EIA-423
- ITU-T V.35
- ITU-T V.28/EIA-232

1.1 THE DIFFERENCE BETWEEN AN ELECTRI-CAL INTERFACE AND A COMMUNICATIONS INTERFACE

It is important to describe the difference between an Electrical Interface specification and a Communications Interface specification. An Electrical Interface specification defines the electrical characteristics of a transmitter or receiver. These characteristics include voltage, current, impedance levels, rise/fall times and other similar parameters. Examples of electrical interfaces are ITU-T V.10 (EIA-423), ITU-T V.11 (EIA-422), V.35 and V.28 (EIA-232).

In contrast, a Communications Interface specification describes a "Physical Layer" interface in its entirety. This description includes the names and functions of all of the involved signals. The Communications Interface specification identifies which electrical interface is to be used to realize each of these signals as well as the connector type. Examples of communication interface types include ITU-T V.35, ITU-T V.28 (EIA-232), EIA-449, EIA-530A, ITU-T X.21, and ITU-T V.36.

For example, the "ITU-T V.35 Communications Interface" specification requires that each of the following

signals must comply with the "ITU-T V.35 Electrical Interface" requirements.

- RXD Receive Data (CCITT Circuit 104)
- TXD Transmit Data (CCITT Circuit 103)
- RXC Receive Clock (CCITT Circuit 115)
- TXC Transmit Clock (CCITT Circuit 114)
- SCTE (or TXCE) Transmit Clock Echo

Also, the ITU-T V.35 Communications Interface specification states that each of the following signals must comply with the "ITU-T V.28 Electrical Interface" requirements.

- RTS Request to Send (CCITT Circuit 105)
- CTS Clear to Send (CCITT Circuit 106)
- DTR Data Terminal Ready
- DSR Data Set Ready (CCITT Circuit 107)
- DCD Data Carrier Detect (CCITT Circuit 109)
- RL Remote Loop-back Indicator*
- LL Local Loop-back Indicator*
- TM Test Mode Indicator*

Note: *Option Signals, per the "ITU-T V.35 Electrical Interface" Finally, the "ITU-T V.35 Communications Interface" recommends the use of the ISO-2593 34 pin Connector. (See Figure 46 connector drawings on page 73).

The XRT4500 contains a sufficient number of receivers, transmitters and transceivers to transport all of the signals required for each of the above-mentioned Communication Interface standards. By configuring the XRT4500 to operate in a particular "Communication Interface" Mode, each of the Transmitters and Receivers will automatically be configured to support the appropriate "Electrical Interface" requirements.

Table 3 and Table 4 present the relationship between the **Communication Interface Mode** that the XRT4500 has been configured to operate in and the corresponding **Electrical Interface Mode** that a given Transmitter or Receiver will be automatically configured in.

Table 3 presents this information for the XRT4500 configured to operate in the **DTE** Mode. Table 4 presents this information when the XRT4500 has been configured to operate in the **DCE** Mode.



TABLE 3: DTE MODE - CONTROL PROGRAMMING FOR DRIVER AND RECEIVER MODE SELECTION

INTERFACE	Control	DRI	/ER/RECEIV	ER PAIR AN	ND CORRES	SPONDING	SIGNAL NA	ME - DTE I	MODE
STANDARD	INPUTS M2 M1 M0	TX1 RX1 TXD RXD	TX2 RX2 SCTE RXC	TX3 RX3 - TXC	TX4 RX4 RTS CTS	TX5 RX5 DTR DSR	TX6 RX6 - DCD	TX7 RX7 LL -	TX8 RX8 RL RI/TM
V.10	000	V.10 V.10	V.10 V.10	Off V.10	V.10 V.10	V.10 V.10	Off V.10	V.10 Off	V.10 V.10
EIA-530-A (V.11)	0 0 1	V.11 V.11	V.11 V.11	Off V.11	V.11 V.11	V.10 V.10	Off V.11	V.10 Off	V.10 V.10
EIA-530, RS449, V.36	0 1 0	V.11 V.11	V.11 V.11	Off V.11	V.11 V.11	V.11 V.11	Off V.11	V.10 Off	V.10 V.10
X.21	0 1 1	V.11 V.11	V.11 V.11	Off V.11	V.11 V.11	V.11 V.11	Off Off	Off Off	Off Off
V.35	1 0 0	V.35 V.35	V.35 V.35	Off V.35	V.28 V.28	V.28 V.28	Off V.28	V.28 Off	V.28 V.28
RESERVED	1 0 1	V.11 V.11	V.11 V.11	Off V.11	V.11 V.11	V.11 V.11	Off V.11	V.10 Off	V.10 V.10
RS232 (V.28)	1 1 0	V.28 V.28	V.28 V.28	Off V.28	V.28 V.28	V.28 V.28	Off V.28	V.28 Off	V.28 V.28
POWER DOWN	1 1 1	Off Off	Off Off	Off Off	Off Off	Off Off	Off Off	Off Off	Off Off

TABLE 4: DCE MODE - CONTROL PROGRAMMING FOR DRIVER AND RECEIVER MODE SELECTION

INTERFACE	CONTROL	DRI	/ER/RECEIV	ER PAIR AN	ND CORRES	SPONDING	SIGNAL NA	ME - DCE I	MODE
STANDARD	INPUTS M2 M1 M0	TX1 RX1 RXD TXD	TX2 RX2 RXC SCTE	TX3 RX3 TXC -	TX4 RX4 CTS RTS	TX5 RX5 DSR DTR	TX6 RX6 DCD -	TX7 RX7 - LL	TX8 RX8 RI/TM RL
V.10	0 0 0	V.10 V.10	V.10 V.10	V.10 Off	V.10 V.10	V.10 V.10	V.10 Off	Off V.10	V.10 V.10
EIA-530-A (V.11)	0 0 1	V.11 V.11	V.11 V.11	V.11 Off	V.11 V.11	V.10 V.10	V.11 Off	Off V.10	V.10 V.10
EIA-530, RS449, V.36	0 1 0	V.11 V.11	V.11 V.11	V.11 Off	V.11 V.11	V.11 V.11	V.11 Off	Off V.10	V.10 V.10
X.21	0 1 1	V.11 V.11	V.11 V.11	V.11 Off	V.11 V.11	V.11 V.11	Off Off	Off Off	Off Off
V.35	1 0 0	V.35 V.35	V.35 V.35	V.35 Off	V.28 V.28	V.28 V.28	V.28 Off	Off V.28	V.28 V.28
RESERVED	1 0 1	V.11 V.11	V.11 V.11	V.11 Off	V.11 V.11	V.11 V.11	V.11 Off	Off V.10	V.10 V.10
RS232	1 1 0	V.28 V.28	V.28 V.28	V.28 Off	V.28 V.28	V.28 V.28	V.28 Off	Off V.28	V.28 V.28
POWER DOWN	1 1 1	Off Off	Off Off	Off Off	Off Off	Off Off	Off Off	Off Off	Off Off



REV. 1.0.5

1.2 THE SYSTEM ARCHITECTURE

The XRT4500 contains the following functional blocks.

- The High-Speed Transceiver Block
- The Handshaking/Control Transceiver Block
- The Diagnostic Operation Indicator Transceiver Block
- The Control Block

Block Diagrams are located on page 1 and 2. The figures illustrate how the eight receivers and transmitters in the XRT4500 are grouped into the "High-Speed Transceiver" Block, the "Handshaking/Control Transceiver" Block and the "Diagnostic Operation Indicator Transceiver" Block.

The "Control" block permits the user to implement the following configuration options in the XRT4500.

- Select which Communication Interface Mode the XRT4500 will operate in. (RS-252, V.36, etc.)
- Configure the XRT4500 into either the DTE or the DCE Mode.
- Configure the XRT4500 to operate in a "Loop-back" Mode.
- Enable the "Echo-Clock" Mode.

- · Configure the XRT4500 into the "Latch" Mode.
- Configure the XRT4500 into the "Register" Mode.
- Configure the XRT4500 into either the "2-Clock" or the "3-Clock" Mode.
- Enable the "Internal Oscillator", in order to support "Stand-Alone DTE Diagnostic Operation.
- Invert the TXC Clock signal (for DCE Application) or the RXC Clock signal (for DTE Applications).
- Invert the TXD signal (for DTE Applications) or the RXD signal (for DCE Applications).
- Enable the X.21 mode.

A more detailed discussion of the "Control" Block can be found in Section 1.2.4.

Figure 12, Figure 13, Figure 14, and Figure 15 are a set of functional block diagrams that give more detailed information about the four functional blocks shown in the top-level diagram. Figure 12 presents detailed information on the "High-Speed Transceiver" block. Figure 13 presents detailed information about the "Handshaking/Control Transceiver" block. Figure 14 presents detailed information about the "Diagnostic Operation Indicator Transceiver" Block. Finally, Figure 15 presents some detailed information about the "Control" Block.




1.2.1 The "High -Speed Transceiver" Block

The "High-Speed Transceiver" block supports the transmission and reception of high speed data and clock signals for the selected "Communication Interface". This block contains receivers RX1 and RX2, transmitters TX1 and TX2, and bi-directional transceiver TR3 which is composed of TX3 and RX3. Each of these devices may be configured to support the "Electrical Interface" requirements per ITU-T V.35, ITU-T V.11 (EIA-422), ITU-T V.10 (EIA-423), or ITU-T V.28 (EIA-232). In the "ITU-T V.35" Mode, each transmitter has a common mode pin that is connected to

the center of the internal termination. This pin should be bypassed to ground with an external $0.1\mu F$ capacitor in order to provide the best possible driver output stage balance.

In a system application, the TX1-RX1 pair and TX2-RX2 pair handle the TXD-RXD (Transmit Data - Receive Data) and the TXC-RXC (Transmit Clock - Receive Clock) high speed interface signals respectively. Transceiver TR3 is dedicated to the SCTE (Transmit Clock Echo) signal for both DCE and DTE modes of operation. Transceiver TR3 functions as a receiver for the DTE mode and as a transmitter during the DCE mode.

FIGURE 12. HIGH-SPEED TRANSCEIVER BLOCK






REV. 1.0.5

1.2.2 The "Handshaking/Control Signal Transceiver" Block

The "Handshaking/Control Signal Transceiver" Block contains receivers RX4 and RX5, transmitters TX4 and TX5, and a transceiver TR6 which is composed of TX6 and RX6. Each of these devices may be configured to support the "Electrical Interface" require-

ments per ITU-T V.11 (EIA-422), ITU-T V.10 (EIA-423), or ITU-T V.28 (EIA-232). The RX4-TX4 pair is dedicated for the "RTS" (Request to Send) and "CTS" (Clear-to-Send) signals while RX5-TX5 are intended to support the "DTR" (Data Terminal Ready) and the "DSR" (Data Set Ready) signals. Transceiver TR6 supports the "DCD" (Data Carrier Detect) signal.

FIGURE 13. HANDSHAKING/CONTROL TRANSCEIVER BLOCK








1.2.3 The "Diagnostic Operation Indicator Transceiver" Block

The "Diagnostic Operation Indicator Transceiver" block contains transceiver TR7, which is composed of TX7 and RX7, receiver RX8 and transmitter TX8.

These devices may be configured to support the "Electrical Interface" requirements, per ITU-T V.10 (EIA-423) or ITU-T V.28 (EIA-232). These devices were specifically designed to support the Local Lock (LL), Remote Loopback (RL) and RI (or TM) signals.

FIGURE 14. DIAGNOSTIC OPERATION INDICATOR TRANSCEIVER BLOCK





1.3 THE CONTROL BLOCK


The purpose of the Control Block is to permit the user to configure the XRT4500 into a wide variety of operating modes. In particular, the Control Block permits the user to implement the following configuration selections for the XRT4500.

To select which Communication Interface Mode the XRT4500 will operate in.

- To configure the XRT4500 to operate in either the DTE or the DCE Mode.
- To optionally configure the XRT4500 to operate in a Loop-back Mode.
- To enable or disable the "Echo-Clock" Mode.

- To optionally configure the XRT4500 to operate in the "Latch" Mode.
- To optionally configure the XRT4500 to operate in the "Register" Mode.
- To configure the XRT4500 to operate in either the "2 Clock" or the "3-Clock" Mode.
- To enable or disable the Internal Oscillator (for DTE Stand-Alone Diagnostic operation).
- To invert the TXC clock signal (for DCE applications) or the RXC clock signal (for DTE applications).
- To invert the TXD data (for DCE applications) or the RXD data (for DTE applications).

FIGURE 15. DIAGRAM OF THE XRT4500 CONTROL BLOCK



The input pins shown in Figure 15, the Control Block, are described in detail, below.





1.3.1 M[2:0] - The (Communication Interface) Mode Control Select Pins.

As mentioned earlier, the XRT4500 is capable of supporting each of the following "Communication Interface" standards.

- ITU-T V.35
- ITU-T V.28 (EIA-232)
- EIA-449

- ITU-T V.36
- ITU-T X.21
- EIA-530
- EIA-530(A)

The XRT4500 can be configured to operate in either one of these "Communication Interface" standards, by setting the "M[2:0]" bit-fields to the appropriate values, as listed in Table 5.

TABLE 5: THE RELATIONSHIP BETWEEN THE SETTINGS FOR THE M[2:0] BIT-FIELDS AND THE CORRESPONDING COMMUNICATION INTERFACE THAT IS SUPPORTED

COMMUNICATION INTERFACE	M2	M1	MO	COMMENTS
RS423 (V.10)	0	0	0	All Transmitters and Receivers are functioning in the V.10 Mode. Note: This is not a standard Communication Interface.
EIA-530A (V.11)	0	0	1	
EIA-530 (V.36)	0	1	0	
RS449	0	1	0	
X.21	0	1	1	
V.35	1	0	0	
Reserved	1	0	1	
RS232 (V.28)	1	1	0	
Power Down Mode	1	1	1	All Transmitters and Receivers are shut-off. Transmitter outputs are tri-stated and all internal loads are disconnected. The charge pump and DC-DC connect continues to operate.

Note: The M[2:0] input pins are internally pulled "high". As a consequence, the XRT4500 will automatically be config-

ured into the "POWER-DOWN" Mode, if the M[2:0] input pins are left "floating".



1.3.2 DCE/DTE - The DCE/DTE Mode Select Pin

The XRT4500 is capable of supporting either the "DCE" or "DTE" Modes of operation. Setting this input pin "high" configures the XRT4500 to operate in the "DCE" Mode. Conversely, setting this input pin

"low" configures the XRT4500 to operate in the "DTE" Mode. A brief description of DCE Mode and DTE Mode operations are listed below.

FIGURE 16. A SIMPLE ILLUSTRATION OF THE DCE/DTE INTERFACE




Figure 16 presents a very simple illustration of a DCE Terminal being interfaced to a DTE Terminal. From this figure, one can make the following observations about the DCE and DTE Terminals.

The DCE Terminal

The DCE Terminal is responsible for sourcing/generating all of the following signals.

- RXD Receive Data (High Speed Signal)
- RXC Receive Clock (High Speed Signal)
- TXC Transmit Clock (High Speed Signal)
- · DSR Data Set Ready
- DCD Data Carrier Detect
- · CTS Clear to Send
- · RI (Ring Indicator) or
- TM (Test Mode).

Further, the DCE Terminal is responsible for receiving/ terminating all of the following signals.

- TXD Transmit Data (High Speed Signal)
- TXCE (or SCTE) Transmit Clock Echo (High Speed Signal)
- DTR Data Terminal Ready
- · RTS Request to Send
- LL Local Loop-back Indicator
- RL Remote Loop-back Indicator

Because of this, whenever the XRT4500 is configured to operate in the "DCE" Mode, then the following configuration conditions are "TRUE".

- Three "high-speed" Transmitters are enabled, and
- Two "high-speed" Receivers are enabled.
- Four "low-speed" Transmitters are enabled, and
- Four "low-speed" Receivers are enabled.



The DTE Terminal

The DTE Terminal is responsible for sourcing/generating all of the following signals.

- TXD Transmit Data
- TXCE (or SCTE) Transmit Clock Echo
- DTR Data Terminal Ready
- · RTS Request to Send
- LL Local Loop-back Indicator
- RL Remote Loop-back Indicator

Further, the DTE Terminal is responsible for receiving/terminating all of the following signals.

- · RXD Receive Data
- TXC Transmit Clock
- RXC Receive Clock
- · DSR Data Set Ready
- DCD Data Carrier Detect
- · CTS Clear-to-Send
- RI (Ring Indicator)
- TM (Test Mode Indicator).

Because of this, whenever the XRT4500 is configured to operate in the "DTE" Mode, then the following configuration conditions are "TRUE".

- Two "high-speed" Transmitters are enabled, and
- Three "high-speed" Receivers are enabled.
- Four "low-speed" Transmitters are enabled, and
- Four "low-speed" Receivers are enabled.

Other Comments about DCE and DTE Equipment

Whenever DCE and DTE Equipment are interfaced to each other, the DCE Equipment is typically the source of all timing signals. The DTE Equipment will typically function as a "Clock Slave".

1.3.3 The \overline{LP} - Loop-Back Enable/Disable Select Pin

As mentioned earlier, the XRT4500 can be configured to operate in the loop-back mode. Setting the "LP" input pin "high" disables the loop-back mode (within the XRT4500). Conversely, setting this input "low" configures the XRT4500 to operate in the "TXD/RXD" loop-back mode.

A detailed description of the "TXD/RXD" loop-back Mode is presented below.

Behavior of DTE/DCE Mode Devices, when the Loop-Back Mode is Disabled

Figure 17 presents an illustration of a DTE and DCE Terminal interfaced to each other when no XRT4500 Loop-Back Mode has een configured.

FIGURE 17. ILLUSTRATION OF BOTH THE DTE AND DCE MODE XRT4500 OPERATING, WHEN THE LOOP-BACK MODE IS DISABLED






Figure 27 indicates that the DTE Serial Communications Controller (SCC) sources the "TXD" signal. This digital signal is then converted into an "Analog Line" signal (as dictated by the "M[2:0]" settings) by the "DTE Mode" XRT4500. This line signal is then transmitted over the DTE/DCE Interface and is received by the DCE Terminal. This Analog Line signal is then converted back into the digital format by the "DCE Mode" XRT4500. This digital signal is ultimately received and terminated by the DCE SCC (Serial Communications Controller). Likewise, this figure indicates that the RXD signal is sourced by the DCE SCC. This digital signal is then converted into an "Analog Line" signal by the "DCE Mode" XRT4500. This line signal is then transported over the DCE/DTE Interface and is received by the "DTE Mode" XRT4500. This "Analog Line


signal" is then converted back into the digital format by the "DTE Mode" XRT4500. The XRT4500 then outputs this signal to the "DTE SCC". This is considered to the be the "Normal" (Non-loop-back/Diagnostic) Mode of operation.

Note: Figure 27 only depicts the "High-Speed" DCE/DTE Interface signals. The "Low-Speed" control/handshaking signals are not affected by the loop-back mode.

Behavior of the DTE Mode XRT4500, when the Loop-Back Mode is Enabled.

Figure 18 presents an illustration of a DTE and a DCE Terminal interfaced to each other. In this case, the XRT4500 (associated with the DTE Terminal) has been configured to operate in the "Loop-back" Mode

FIGURE 18. ILLUSTRATION OF THE BEHAVIOR THE DTE MODE XRT4500, WHEN IT IS CONFIGURED TO OPERATE IN THE LOOP-BACK MODE



Note: Figure 18 only depicts the "High-Speed" signals. The "Low-Speed" control/handshaking signals are not affected by the loop-back mode.

If the Loop-back Mode is configured within the XRT4500, while it is operating in the DTE Mode, then the following two (2) loop-back paths will exist.

- A Digital/Terminal-Side Loop-back
- An Analog/Line-Side Loop-back

Each of these Loop-back paths are described below.

1. The Digital/Terminal Side Loop-back path:

This loop-back path is referred to as a "Digital/Terminal Side" Loop-back, because all signals originate from and are terminated by the DTE SCC (e.g., the

Terminal Equipment). The signals (from the DTE SCC) are never converted into the Analog format, and are not outputted to the line.

The TXD signal (originating from the DTE SCC), along with the SCTE (Transmit Echo Clock) will be not be outputted to the DCE Terminal. Instead, this signal will be loop-back into the "DTE SCC. The "TXD" signal will ultimately be outputted to the DTE SCC via the "RXD" output pin of the "DTE Mode" XRT4500. The SCTE signal will ultimately output the DTE SCC via the "RXC" output pin of the XRT4500.

Note: Since the DTE SCC requires the TXC signal (in order to synthesize the SCTE signal), this loop-back still permits the TXC signal to pass through to the DTE SCC.



2. The Analog/Line-Side Loop-back path:

This loop-back path is referred to as an "Analog/Line-Side" Loop-back, because all signals originate from and are ultimately terminated by the DCE Terminal. These signals originate from the DCE Terminal; and are outputted to the line, to the DTE Terminal. However, these signals (from the DCE Terminal) are never converted into the Digital format (by the DTE Mode XRT4500). These signal are kept in the "Analog" format, and are looped-back (over the line) to the DCE Terminal.

The RXD signal (originating from the DCE Terminal) will be transmitted over the line to the DTE Terminal. However, this signal will not be converted into the digital format by the "DTE Mode" XRT4500. Instead, this


signal will be looped-back out to the "DCE Terminal" via the "TXD" signal path.

Note: In this loop-back mode, the RXC signal (e.g., the companion clock signal to RXD) is also received by the DTE Terminal and looped-back out to the DCE Terminal. In this case, the "RXC" (Receive Clock) signal will be routed to the DCE Terminal through the "SCTE" signal path The DCE SCC can still use the RXC (via the SCTE signal path), in order to sample the RXD signal (which is available via the "TXD" signal path).

Behavior of the DCE Mode XRT4500, when the Loop-Back Mode is Enabled.

Figure 19 presents an illustration of a DTE and a DCE Terminal interfaced to each other. In this case, the XRT4500 (associated with the DCE Terminal) has been configured to operate in the "Loop-back" Mode.

FIGURE 19. ILLUSTRATION OF THE BEHAVIOR OF THE DCE MODE XRT4500, WHEN IT IS CONFIGURED TO OPERATE IN THE LOOP-BACK MODE



Note: Figure 19 only depicts the "High-Speed" DCE/DTE Interface signals. The "Low-Speed" control/handshaking signals are not affected by the loop-back mode.

If the Loop-back Mode is configured within the XRT4500, while it is operating in the DCE Mode, then the following two (2) loop-back paths exists.

- A Digital/Terminal-Side Loop-back
- An Analog/Line-Side Loop-back

Each of these Loop-back paths are described below.

1. The Digital/Terminal Side Loop-back:

Again, this loop-back path is referred to as a "Digital/ Terminal Side" Loop-back, because all of the signals originate from, and are terminated by the DCE SCC (e.g., the Terminal Equipment). The signals (originating at the DCE SCC) are not converted into the Analog format, and are not output to the line.

The "RXD" signal (originating from the DCE SCC) along with the "RXC" (Receive Clock) signal will not be converted into the Analog format, nor output to the DTE Terminal (over the line). Instead, this signal will remain in the "Digital-format" and will be looped-back into the DCE SCC. The "RXD" signal will ultimately be output to the DCE SCC via the "TXD" output of the "DCE Mode" XRT4500.

Note: The "RXC" signal (e.g., the companion clock signal to "RXD") will also be loop-back into the "DCE SCC". This signal will be output (by the XRT4500) via the "SCTE" output pin.

XY EXAR

2. The Analog/Line-Side Loop-back:

This loop-back path is referred to as an "Analog/Line-Side" loop-back, because all signals originate from and are terminated by the DTE Terminal (over the line). These signals originate from the DTE Terminal, and are output, over the line, to the DTE Terminal. However, these signal (originating from the DTE Terminal) are never converted into the Digital format (by the DCE Mode XRT4500). These signals are kept in the "Analog" format, and are looped-back (over the line) to the DTE Terminal.

The "TXD" signal (originating from the DTE Terminal) will be transmitted over the line to the DCE Terminal. However, this signal will not be converted into the digital format by the "DCE Mode" XRT4500. Instead, this signal will be loop-back to the DTE Terminal, via the "RXD" signal path.

Note: In this loop-back mode, the "SCTE" signal (e.g., the companion clock signal to "TXD") is also received by the DCE Terminal and is looped-back to the DTE Terminal. In this case, the SCTE signal will be routed through the "RXC" path. The DTE SCC can use this signal to sample the TXD (now RXD signal).

1.3.4 The EC* (Echo Clock Mode - Enable/ Disable Select Input pin)

A wide variety of Serial Communications Controller (SCCs) are deployed in either "DTE" or "DCE" type of

Data Communications equipment. These SCCs can be realized in an ASIC solution or they can be a standard product. An example of a standard product SCC, would be the Am85C30 from AMD.

One variation that exists among these SCCs are in the number of "Clock Signals" that these chips use and process, in order to support Data Communications over a DTE/DCE Interface. For example, some SCCs process 3 clock signals in order to support the transmission/reception of data over a DTE/DCE Interface. Other SCCs process only 2 or 1 clock signals.

Examples of a "3-Clock" and a "2-Clock" DTE/DCE Interface are presented below.


The "3-Clock" DCE/DTE Interface

Many of the Data Communication Standards (e.g., ITU-T V.35, EIA-530(A), etc.) define three clock signals that are to be transported over the DTE/DCE Interface. These tree clock signals are listed below.

- TXC Transmit Clock
- RXC Receive Clock
- SCTE (or TXCE) Transmit Clock Echo

Figure 20 presents an illustration of a DTE and DCE exchanging data over a "3-Clock DTE/DCE" Interface.








The important things to note about Figure 20 are as follows.

- 1. The DCE Terminal is the ultimate source of all clock signals.
- 2. The DCE Serial Communications Controller (SCC) will transmit the TXC clock signal to the DTE node.
- 3. The DTE SCC will update the state on the TXD line, upon the rising edge of the "incoming" TXC clock signal when 'Clock Invert' is not activated.
- 4. The DTE SCC will generate the rising edge of the SCTE clock signal, upon receipt of the rising edge of the "incoming" TXC clock signal when clock invert is not activated.
- 5. The DCE SCC will use the falling edge of the SCTE clock signal in order to sample the "incoming" TXD signal.

6. Because the DTE provides the SCTE clock signals and since the falling edge of this clock signal will occur at the middle of the bit-period (for the signal on the TXD line); the "3-Clock DTE/DCE Interface" is largely immune to the affects of propagation delay (via the DCE SCC to DTE SCC" link and the "DTE SCC to DCE SCC" link), and will operate properly over a very wide range of data rates.

Figure 21 presents an illustration of the wave-forms of the signals that are transported across a "3-Clock DTE/DCE" Interface. Further, this figure indicates that a "3-Clock DTE/DCE" Interface provides the DCE SCC with a TXD to TXC set-up time of "one-half" of the bit-period (0.5 * tb). Hence, a "3-Clock DTE/DCE" Interface can support very wide range of data rates, and still insure that the DCE SCC will be provided a sufficient "TXD to TXC" set-up time.

FIGURE 21. ILLUSTRATION OF THE WAVE-FORMS OF THE SIGNALS THAT ARE TRANSPORTED ACROSS A "3-CLOCK DTE/DCE" INTERFACE



The "2-Clock" DTE/DCE Interface


Although the Data Communications standards recommends the use of these three clock signals; in practice, some Data Communications Equipment manufacturers will build equipment that only supports the transmission of "2-Clock" signals. The reason for this can be due to cost, or due to the fact that the Data Communications Equipment manufacturer is using an SCC that only handles 2-clock signals. When Data

Communications Equipment Manufacturers design their DCE or DTE equipment to only support the transmission of two clocks over the DTE/DCE Interface; these two clocks signals are typically the "TXC" (Transmit Clock) and the "RXC" (Receive Clock) signals. Figure 22 presents an illustration of a DTE and DCE exchanging data over a "2-Clock DCE/DTE" Interface.

NOTE: In the "2-Clock DTE/DCE" Interface, the DTE Terminal does not supply the SCTE clock signal back to the DCE.



FIGURE 22. ILLUSTRATION OF A "2-CLOCK DTE/DCE" INTERFACE



Since the DTE SCC will not provide the DCE SCC with the SCTE signal, the DCE SCC will have to use a different clock signal in order to sample the "incoming" data on the TXD line. A common approach, in this case, is to simply "hard-wire" the "TXC" output signal to the "SCTE" input pin of the DCE SCC) and to use the falling edge of the TXC clock signal in order to sample the "incoming" data on the TXD line, as illustrated above in Figure 1.8.

Note: There are numerous bad things about designing DCE Equipment, per the illustration in Figure 1.9. In addition to the reasons presented below, since the DCE SCC is now "hard-wired" to use the "TXC" as the means to sample the "incoming" "TXD" signal, this approach is not flexible if the user is interfacing to a DTE that happens to support "3-Clock" signal. In this case, the user is advised to consider using the "2-Clock" Mode feature (which is also offered by the XRT4500) and is discussed in Section 1.2.5.

Important things to note about Figure 1.9.

1. The DTE SCC will not supply the SCTE signal to the DCE SCC.

2. The DCE SCC will use the falling edge of the (locally generated) TXC clock signal in order to sample the "incoming" TXD signal.

Unlike the "3-Clock DTE/DCE" Interface, the "2-Clock DTE/DCE" Interface is sensitive to the "round-trip" propagation delay between the DCE and the DTE Terminals (due to the cable, components comprising the DCE and DTE Terminals, etc.) An example of this sensitivity is presented below.

Case 1 - "2-Clock DTE/DCE" Operation at 1.0Mbps

Consider the case where the DCE and DTE are exchanging data at a rate of 1.0Mbps. Further, let's consider that the total propagation delay from the DCE to the DTE is 160 ns. Likewise, let's consider that the total propagation delay from the DTE to the DCE is also 160ns. Given these conditions, Figure 23 plots out the clock and signal wave-forms for the TXC and TXD at both the DCE and DTE SCCs.



FIGURE 23. THE BEHAVIOR OF THE TXC AND TXD SIGNALS AT THE DCE AND DTE SCCs, (DATA RATE = 1.0MBPS, "DCE-TO-DTE" PROPAGATION DELAY = 160NS, "DTE-TO-DCE" PROPAGATION DELAY = 160NS)




Figure 23 indicates that the TXC (Transmit Clock) signal will originate at the DCE SCC terminal. However, because of the "DCE-to-DTE" propagation delay, the TXC signal will arrive at the DTE SCC 160ns later. Per the various "Communication Interface Standards" (e.g., EIA-530A, etc.), the DTE must update the data on the "TXD" line upon detection of the rising edge of the "incoming" TXC clock signal. Hence, Figure 1.10 illustrates the DTE SCC toggling the TXD line coincident with the rising edge of TXC. Finally, because of the "DTE to DCE" propagation delay, the TXD signal will arrive at the DCE SCC 160 ns later.


Recall that the DCE SCC is using the TXC clock signal to sample the data on the "incoming" TXD line. The scenario depicted in Figure 1.10 indicates that if the Data Rate (between the DCE and DTE) is 1.0Mbps; and that if the "DCE to DTE" and "DTE to

DCE" propagation delays are each 160ns, then the DCE SCC will be provided with 180ns of set-up time, (in the TXD line) prior to sampling the data. For most digital IC's, this amount of set-up time is sufficient long and should not result in any bit errors.

Case 2 - "2 Clock DCE/DTE" Operation at 1.544 Mbps

Now let's consider the case where the DCE and DTE Terminals are now exchanging data at a rate of 1.544Mbps (e.g., the DS1 rate). Further, let's consider that the "DCE-to-DTE" and "DTE-to-DCE" propagation delays are each 160ns (as in the prior case). Given these conditions, Figure 24 illustrates the resulting clock and signal wave-forms for the TXC and TXD at both the DCE and DTE SCCs.

FIGURE 24. THE BEHAVIOR OF THE TXC AND TXD SIGNALS AT THE DCE AND DTE SCCs (DATA RATE = 1.544MBPS, DCE-TO-DTE PROPAGATION DELAY = 160NS, DTE-TO-DCE PROPAGATION DELAY = 160NS)



The scenario depicted in Figure 24 indicates that if the Data Rate (between the DCE and the DTE) is 1.544Mbps and that if the "DCE-to-DTE" and the

"DTE-to-DCE" propagation delays are each 160ns, then the DCE SCC will be provided with 4ns of set-up time (in the TXD line) prior to sample the data. For



some digital Is, this amount of set-up time is marginal and is likely to result in bit-errors. Throughout the remainder of this document, this phenomenon will be referred to as the "2-Clock/Propagation Delay" phenomenon.

Cases 1 and 2 indicate that if a wide range of data rates are to be supported by some Data Communication Equipment over a "2-Clock DTE/DCE" Interface' and if the propagation delays are sufficiently large (in the "DCE-to-DTE" and "DTE-to-DCE" link); then there are some data rates that will be handled in an "errorfree" manner; and other data rates which are prone to errors. Consequently, the "3-Clock DTE/DCE Inter-

face" is a much more robust and reliable medium to transport data, than is the "2-Clock DTE/DCE" Interface.

Using the "Echo-Clock" Feature within the XRT4500

The "Echo-Clock" features within the XRT4500 helps to mitigate the "2-Clock/Propagation Delay" phenomenon by forcing the DTE Mode XRT4500 to supply an additional clock signal (over the DTE/DCE Interface), over and above that provided by the DTE SCC. Figure 25 presents an illustration of the "Echo Clock" feature (within the DTE Mode XRT4500) being used.




FIGURE 25. ILLUSTRATION OF THE "ECHO-CLOCK" FEATURE WITHIN THE XRT4500

In the example, presented in Figure 25, the DTE SCC does not supply the SCTE signal to the DTE/DCE Interface (just as in the two previous examples). However, in this case, the XRT4500 (on the DTE side) has been configured to operate in the "Echo-Clock" Mode. While the XRT4500 is operating in this mode, it will simply take the "incoming" Transmit Clock signal (TXC) and will "echo" it back to the SCTE input pin of the DCE SCC. If we were to closely analyzer the clock signals that are transported across the "DTE/DCE" Interface, in order to determine the resulting "TXC to TXD set-up time", we would observe the following.


 The DCE SCC sources the TXC clock signal to the DTE node.

- 2. The DTE SCC will update the state of the TXD line on the rising edge of the "incoming" TXC clock signal.
- 3. The "DTE" XRT4500 will "internally" route the "RX3D" output signal to the TX2D output signal. As a consequence, the incoming TXC clock signal will be "echoed" back out to the SCTE input pin of the DCE SCC.
- 4. If we neglect the "Clock-to-Output" delay of the DTE SCC, the DCE SCC will receive the falling edge of the SCTE clock signal, very close to the middle of the bit-period of each bit on the TXD line.

This phenomenon is also illustrated below in Figure 26.



FIGURE 26. ILLUSTRATION OF THE WAVE-FORMS, ACROSS A DCE/DTE INTERFACE, WHEN THE ECHO-CLOCK FEATURE (WITHIN THE XRT4500) IS USED AS DEPICTED IN FIGURE 25



By using the "Echo-Clock" feature, within the XRT4500, the "Overall System" (comprised of the DTE and DCE Terminals) is nearly as immune to the "2-Clock/Propagation Delay" phenomenon, as is the "3-Clock DTE/DCE Interface"; even though the DTE SCC only processes two clock signals.

Hence, in short, the purpose of the Echo-Clock Mode is to provide the "Overall-System" with the SCTE clock signal, when it is not being supplied by the DTE SCC. The impact of being able to accomplish this is a more robust, reliable system performance.

Configuring the Echo-Clock Mode

The user can configure the "Echo-Clock" Mode, within the XRT4500, by pulling the "EC" input pin (pin 34) "low". Conversely, the user can disable the "Echo-Clock" Mode by pulling the "EC" input pin "high".

When the "EC" input pin is pulled "low", then the XRT4500 will internally use the "TXC" digital signal (which is output, from the DTE Mode XRT4500, via the RX3D output pin) as the source for the "SCTE" (or the TX2D) signal.

Note: The "Echo-Clock" Mode is only available if the XRT4500 is operating the DTE Mode.

1.3.5 The "2CK/3CK" (2-Clock/3-Clock Mode - Enable/Disable Select Input pin)

Section 1.3.4 discusses the "Echo-Clock" Mode, and how it can be used to combat the "2-Clock/Propaga-

tion Delay" phenomenon. The "Echo-Clock" Mode is an approach that can be used to attack this phenomenon, if the XRT4500 is designed into a DTE Equipment. However, if a system manufacturer, of DCE Equipment, encounters this problem, one is not able to configure a way out of this phenomenon by enabling the "Echo-Clock" Mode. Fortunately, the XRT4500 does offer the "DCE Equipment" design a couple of another options which can be used to mitigate the "2-Clock/Propagation Delay" phenomenon. These two features are:

- The "2-Clock/3-Clock Mode" Feature
- The "Clock Inversion" Feature


This section discusses the "2-Clock/3-Clock" Feature.

As mentioned above, if the DTE/DCE Interface only consists of two clock signals, (e.g., missing the SCTE signal), then there will be some data rates at which the DCE SCC will not be provided with sufficient setup time, when sampling the TXD signal.

Figure 27 presents an illustration of two XRT4500 being implemented in a "DTE/DCE" Interface. In this figure, the "DCE Mode" XRT4500 has been configured to operate in the "2-Clock" Mode. When the XRT4500 is configured to operate in the "2-Clock" Mode, then it will internally use the "TXC" signal as a means to synthesize the "SCTE" clock signal (as depicted below).



FIGURE 27. ILLUSTRATION OF THE DCE/DTE INTERFACE, WITH THE DCE MODE XRT4500 OPERATING IN THE "2-CLOCK" MODE



In this case, the "2-Clock" Mode offers a considerable amount of design flexibility. This approach permits the "DCE Equipment" System Design Engineer to design and layout a board that can be automatically configured to support either the "3-Clock" Mode (if all three clock signals are present, over the DTE/DCE Interface). Further, this approach also permits the System Design Engineer to configure the XRT4500 into the "2-Clock" Mode (if the SCTE clock signal is not present). This feature is a nice alternative to "hardwiring" the "TXC" output (of the DCE SCC) to the "SCTE" input.

Note: The "2-Clock" Mode feature, by itself, does not solve the "2-Clock/Propagation Delay" phenomenon. However, the "2-Clock" Mode, within the XRT4500, permits the user to do the following.

a. To configure the XRT4500 to automatically operate in the "3-Clock" Mode, whenever it is interfaced to a DTE that supports all three (3) clock signals, or

b. To configure the XRT4500 to automatically operate in the "2-Clock" Mode, whenever it is interfaced to a

DTE that only supports two (2) clock signals. Once the user has configured the XRT4500 to operate in the "2-Clock" Mode, then the user can "solve" the "2-Clock/Propagation Delay" phenomenon by invoking the "Clock Inversion" feature, as described below in Section 1.2.6.

Configuring the "2-Clock" Mode.

The user can configure the XRT4500 to operate in the "2-Clock" Mode by setting the "2CK/3CK" input pin "high". Conversely, the user can disable the "2-Clock" Mode (otherwise known as operating the XRT4500 in the "3-Clock" Mode) by setting the "2CK/3CK" input pin "low".

1.3.6 The "Clock Inversion" (CK_INV) feature

The XRT4500 can be configured to invert the "TXC" signal by setting the "CK_IN" input pin (pin 54) "low". Setting the "CK_INV" input to "high" removes the invert from the "TXC" signal path. An illustration of the "DCE Mode" XRT4500, configured to invert the "TXC" signal is illustrated in Figure 28.



DTE DCE SCC (R) SCC (L) RX1 TXD_IN TXD SCTE RX2 $SCTE_IN$ TXC 70 RX3 TXC_IN TXC 71 RXC 64 RXC_IN RX2 RXC RXD_IN RX1 RXD_OUT XRT4500 XRT4500

FIGURE 28. ILLUSTRATION OF THE DCE MODE XRT4500 BEING CONFIGURED TO INVERT THE TXC SIGNAL

The "Clock Inversion" feature is also available if the XRT4500 is operating in the "DTE" Mode. Figure 29

presents an illustration of a DTE Mode XRT4500, when it is configured to invert the TXC clock signal.

SCC (L) SCC (R) DTE DCE TXD RX1 TXD_IN SCTE 77 SCTE RX2 SCTE_IN 76 TXC 70 TXC_IN <TX3 TXC 71 64 RXC_IN RX2 RXC 63 RXD RXD_IN RXD 62 XRT4500 XRT4500

FIGURE 29. ILLUSTRATION OF THE DTE MODE XRT4500 BEING CONFIGURED TO INVERT THE TXC SIGNAL

The Benefits of the "Clock Inversion" Feature

In Section 1.3.4 of this document, a lengthy discussion, regarding the "2-Clock/Propagation Delay" phenomenon is presented. In this Section, the "Echo-Clock" Fea-

ture was also presented as a possible solution to the "2-Clock/Propagation Delay" phenomenon. However, the "Echo-Clock" feature has a drawback. If a "DCE Equipment" manufacturer were to interface his/her equipment to a DTE Terminal that does not support

EXAR

the SCTE clock signal; it is highly unlikely that the "DCE Equipment" manufacturer will be able to (over the DTE/DCE Interface) invoke the "Echo-Clock" mode and resolve the "2-Clock/Propagation Delay" phenomenon.

Note: This is especially the case if the DTE Equipment is not using the XRT4500 as the Multi-protocol Transceiver IC. As a consequence, the "DCE Equipment" manufacturer would have to resort to undesirable things, such as using the (locally generated) TXC signal as the sampling clock for the "TXD" signal.

However, the XRT4500 does offer the DCE Equipment manufacturer an elegant solution to the "2-


Clock/Propagation Delay" phenomenon. By doing the following things.

a. Configuring the DCE Mode XRT4500 to operate in the "2-Clock" Mode, and

b. Inverting the TXC signal, within the DCE Mode XRT4500, the user can largely resolve the "2-Clock/ Propagation Delay" phenomenon.

Figure 30 presents an illustration of the DCE Mode XRT4500, being configured to (1) operate in the "2-Clock" Mode, and (2) to invert the "TXC" signal.

FIGURE 30. ILLUSTRATION OF THE DCE MODE XRT4500, WHICH IS OPERATING IN THE "2-CLOCK" MODE, AND INVERTING THE "TXC" SIGNAL



By taking advantage of both the "2-Clock" Mode and the ability to invert the "TXC" clock signal, the "DCE Equipment" manufacture can mitigate the "2-Clock/ Propagation Delay" phenomenon by simply inverting the "TXC" whenever the DTE/DCE Interface and system configuration settings begin to violate the "TXD to TXC" set-up time requirement of the DCE SCC device. By inverting the TXC signal, the phase relationship, between the "TXD and the TXC signal will shift by 180 degrees. At this point, the sampling edge of the TXC signal will be near the middle of the "TXD" bit-period, and the system will not be violating the "TXD to TXC" set-up time requirements of the DCE SCC device.

In summary, the "2-Clock" Mode (within the XRT4500) provides the user with the following options.

The DCE Equipment (which uses the XRT4500) can easily be configured to interface to DTE Equipment that supports the SCTE clock signal, as well as DTE Equipment that does not support the SCTE clock signal. If the DCE Equipment is being interfaced to a DTE which supports the SCTE clock signal, then the DCE Equipment should configure the XRT4500 to operate in the "3-Clock" Mode. Conversely, if the DCE Equipment is being interfaced to a DTE which does not support the SCTE clock signal, then the DCE Equipment should configure the XRT4500 to operate in the "2-Clock" Mode. This step will automatically configure the XRT4500 to route the "TXC" clock signal.



nal to the "SCTE_IN" input pin of the DCE SCC. There is no need to design in extra glue logic to multiplex the "SCTE" output pin of the XRT4500 with the TXC output pin of the DCE SCC.

Additionally, if the DCE Equipment is being interfaced to a DTE Terminal which does not support the SCTE signal, (e.g., the XRT4500 is now operating in the "2-Clock" Mode), and if the "DCE/DTE Interface" configuration settings are such that the "TXD-to-TXC" setup time requirements of the DCE SCC are being violated, then the user can eliminate this problem by invoking the "Clock Invert" feature of the XRT4500.

1.3.7 The Latch Mode of Operation

The Latch Mode of operation permits the user to latch the state of the "Mode Control" input pins (M[2:0]) into the XRT4500 internal circuitry. This feature frees up of the signals, driving the M[2:0] input pins (pins 6, 5, and 4) for other purposes.

Because of this feature, it is permissible to control the state of the "M[2:0]" input pins via certain signals within a bi-directional data bus (which is controlled by a microprocessor or microcontroller).

The user invokes this feature by driving the "LATCH" input pin (pin 44) from "low" to "high". During this "low" to "high" transition, the contents of the "M[2:0]" input pins will be "locked" (or latched) into internal circuitry within the XRT4500. At this point (as long as the "LATCH" input pin remains "high") the user's system can do other things with the signal which are also driving the "M[2:0]" without affecting the behavior the XRT4500.

The user disables the "LATCH" feature by driving the "LATCH" input pin, from "high" to "low". Once the "LATCH" input pin is "low", then the behavior of the XRT4500 will be dictated by the state of the "M[2:0]" input pins.

1.3.8 The Registered Mode of Operation

The XRT4500 includes a feature which is known as "Registered Mode" operation. The user can enable the "Registered" Mode by setting the "REG" input pin "HIGH". Conversely, the user can disable the "Registered" Mode by setting the "REG" input pin "LOW".


If the user enables the "Registered" Mode, then the following things will happen.

- a. The XRT4500 will be configured to sample and latch the contents of the "TX5D" and "TX8D" input pins, upon the rising edge of the "REG_CLK" input signal.
- b. The XRT4500 will be configured to output data (to the SCC) via the "RX5D" and "RX8D" output pins, upon the rising edge of the "REG_CLK" signal.

This feature is useful in application, which use a SCC or a Microcontroller (that requires an external clock signal to sample the "DSR" and the "RI" (or "TM") signals. Further, this feature also configures the XRT4500 to sample the state of the "DTR" and the "RL" signal upon the rising edge of an external clock signal.

If the user invokes this feature, then the relationship between the XRT4500 and the SCC/Microprocessor is as depicted below in Figure 31.

FIGURE 31. AN ILLUSTRATION OF THE EFFECTIVE INTERFACE BETWEEN THE XRT4500 AND THE SCC/MICROPRO-CESSOR WHEN THE "REGISTERED" MODE IS ENABLED




REV. 1.0.5

A system design similar to that presented below in Figure 32, will accomplish the exact same function/re-

lationship between another Multi-protocol Transceiver IC and the SCC/Microprocessor.

FIGURE 32. AN ILLUSTRATION OF THE NECESSARY GLUE LOGIC REQUIRED TO DESIGN A FEATURE SIMILAR TO THAT OFFERED BY THE "REGISTERED" MODE, WHEN USING A DIFFERENT MULTI-PROTOCOL SERIAL NETWORK INTERFACE IC



1.3.9 The Internal Oscillator

The XRT4500 includes an "Internal Oscillator" that can be used to support "DTE Stand-Alone Testing/Diagnostics" operations.

The user can enable the "Internal Oscillator" feature (within the XRT4500) by pulling the "OSC_EN" input pin (pin 53) "low". Conversely, the user can disable

the "Internal Oscillator" feature by pulling the "OSC_EN" input pin "high".

If the user enables this feature, then the XRT4500 will synthesize a clock signal (of frequencies ranging from 32kHz to 64kHz). Further, this clock signal will be output via the "RX2D" and the "RX3D" output pins. Figure 1.20 presents an illustration of the XRT4500 (while interfaced to the DTE SCC) when the Internal Oscillator is enabled.



SCC (L)

TXD

TXD

TXD

TXL

SCTE

TXC

TXC

TXC

RXC_IN

73

OSC

RX2

RXC

RXD

RXD

RXD

FIGURE 33. ILLUSTRATION OF THE INTERNAL OSCILLATORS WITHIN THE XRT4500

If the user enables the Internal Oscillator, within the XRT4500, then the XRT4500 will output between a 32kHz and a 64kHz clock signal via the RX2D and RX3D signals. When the XRT4500 is interfaced to the DTE SCC, this translates into the XRT4500 generating the timing signals for "TXC" and the "RXC" input signals. As a consequence, the DTE SCC is provided with all of the requisite timing signals that it would normally have, if it were interfaced to a DCE Terminal. This feature permits the user to implement a wide variety of diagnostic programs for DTE Equipment stand-alone testing.

Note: The Internal Oscillator feature is only available if the XRT4500 has been configured to operate in the DTE Mode.

1.3.10 Glitch Filters

Occasional extraneous glitches on control/handshake signal inputs such as CTS, RTS, DTR and DSR can have damaging effects on the integrity of a connection. The XRT4500 is equipped with lowpass filters on the input of each of the receivers for the control and handshake signals. These filters eliminate glitches which are narrower than 10µs. The user may disable these filters by setting EN FLTR to logic 0.

1.3.11 Data Inversion

Similar to TXC, there is a provision in the XRT4500 to invert the TXD and RXD signals. Once the Setting

the DTINV* input to logic 0 enables an inverter at the output of RX1 and input of TX1.

1.3.12 Data Interlude

Similar to TXC, there is a provision in the XRT4500 to invert the TXD and RXD signals. Once the Setting the DTINV* input to logic 0 enables an inverter at the output of RX1 and input of TX1.

2.0 RECEIVER AND TRANSMITTER SPECIFICATIONS

Table 3 and Table 4, which are for the XRT4500 receiver and transmitter sections respectively, summarize the electrical requirements for V.35, V.11, V.10, and RS232 interfaces. These tables provide virtually all of the electrical information necessary to describe these 4 interfaces in a concise form.

3.0 V.10\V.28 OUTPUT PULSE RISE AND FALL TIME CONTROL

SLEW_CNTL (pin 47) is an analog output that controls transmitter pulse rise and fall time for the V.10 and V.28 modes. Connecting a resistor, RSLEW, having a value between 0 and 200 k Ω from this pin to ground controls the rise/fall times for V.10 and the slew rate for V.28 as shown in Figure 34 and Figure 35 respectively.



FIGURE 34. V.10 RISE/FALL TIME AS A FUNCTION OF RSLEW





Figure 35. V.28 Slew Rate Over \pm 3 V Output Range with 3 $\mathrm{k}\Omega$ in Parallel with 2500 pF Load as a Function of RSLEW



4.0 THE HIGH-SPEED RS232 MODE



When $\overline{E}_232\overline{H}$ (pin 55) is set to logic 0 in RS232 mode, the transmitters are configured to operate in a special high-speed RS232 mode that can drive loads of 3000Ω in parallel with 1000pF at speeds up to 256 KHz.

5.0 INTERNAL CABLE TERMINATIONS

XRT4500 has fully integrated receiver and transmitter cable terminations for high speed signals (RXD, TXD, RXC, TXC, SCTE). Therefore, no external resistors and/or switches are necessary to implement the proper line termination. The schematic diagrams given in Figures 26 and 27 show the effective receiver and transmitter terminations respectively for each mode of operation. When a specific electrical interface is selected by M0, M1 and M2, the termination required for that interface is also automatically chosen. The XRT4500 eliminates double termination problems and makes point to midpoint operation possible in the V.11 mode by providing the option for disabling the internal input termination on high speed receivers.

6.0 OPERATIONAL SCENARIOS

Visualizing features such as clock/data inversion, echoed clock, and loopbacks, in DTE and DCE modes makes configuring the XRT4500 a non-trivial task. A series of 48 system level application diagrams located at the end of the data sheet called "Scenarios" assist users in understanding the benefits of these different features. The internal XRT4500 connections required for a particular scenario are made through MUX1 and MUX2 that are shown on the block diagrams given in Figures 2 and 3 respectively. Table 8 contains the signal routing information versus control input logic level for MUX1 and Table 9 contains similar information for MUX2.

7.0 APPLICATIONS INFORMATION

Traditional interfaces either require different transmitters and receivers for each electrical standard, or use complicated termination switching methods to change modes of operation. Mechanical switching schemes, which are expensive and inconvenient, include relays, and custom cables with the terminations located in the connectors. Electrical switching circuits using FETs are difficult to implement because the FET must remain off when the signal voltage exceeds the supply voltage and when the interface power is off.

The XRT4500 uses innovative, patented circuit design techniques to solve the termination switching problem. It includes internal circuitry that may be controlled by software to provide the correct terminations for V.10 (RS423), V.11 (RS422), V.28 (RS232), and V.35 electrical interfaces. The schematic diagrams given in Figures 26 and 27 conceptually show the switching options for the high-speed receiver input

and transmitter output terminations respectively. Additionally, Tables 4 and 5 provide a summary of receiver and transmitter specifications respectively for the different electrical modes of operation.

V.10 (RS423) Interface

Figure 28 shows a typical V.10 (RS423) interface. This configuration uses an unbalanced cable to connect the transmitter TXA output to the receiver RXA input. The "B" outputs and inputs that are present on the differential transmitters and receivers contained in the XRT4500 are not used. The system ground provides the signal return path. The receiver input resistance is 10 k Ω nominal and no other cable termination is normally used for the V.10 mode.

V.11 (RS422) Interface

Figure 29 shows a typical V.11 (RS422) interface. This configuration uses a balanced cable to connect the transmitter TXA and TXB outputs to the receiver RXA and RXB inputs respectively. The XRT4500 includes provisions for adding a 125 Ω terminating resistor for the V.11 mode. Although this resistor is optional in the V.11 specification, it is necessary to prevent reflections that would corrupt signals on high-speed clock and data lines. The differential receiver input resistance without the optional termination is 20 k Ω nominal.

V.28 (RS232) Interface

Figure 28 shows a typical V.28 (RS232) interface. This configuration uses an unbalanced cable to connect the transmitter TXA output to the receiver RXA input. The "B" outputs and inputs that are present on the differential transmitters and receivers contained in the XRT4500 are not used. The system ground provides the signal return path. The receiver "B" input is internally connected to a 1.4 V reference source to provide a 1.4 V threshold. The receiver input resistance is 5 k Ω nominal and no other cable termination is normally used for the V.28 mode.

V.35 Interface

Figure 30 shows a typical V.35 interface. This configuration uses a balanced cable to connect the transmitter TXA and TXB outputs to the receiver RXA and RXB inputs respectively. The XRT4500 internal terminations meets the following V.35 requirements. The receiver differential input resistance is 100 $\Omega \pm$ 10 Ω and the shorted-terminal resistance (RXA and RXB connected together) to ground is 150 $\Omega \pm$ 15 Ω . The transmitter differential output resistance is 100 $\Omega \pm$ 10 Ω and the shorted-terminal resistance (TXA and TXB connected together) to ground is 150 $\Omega \pm$ 15 Ω .

The junction of the 3 resistors (CMTX) on the transmit termination is brought out to pins 61 and 66 for TX1



REV. 1.0.5

and TX2 respectively. Figure 30 shows how capacitor C having a value of 100 to 1000 pF bypasses this point to ground to reduce common mode noise. This capacitor shorts current caused by differential driver rise and fall time or propagation delay miss-match di-

rectly to ground. If it was not present, the flow of this current through the 125 Ω resistor to ground would cause common mode voltage spikes at the TXA and TXB outputs.

FIGURE 36. RECEIVER TERMINATION




TABLE 6: RECEIVER SWITCHES

Mode		Swit	CHES	
NIODE	S1	S2	S3	S4
V.35	Closed	Closed	Open	Open
V.11 Terminated	Open	Open	Closed	Open
V.11 Unterminated	Open	Open	Open	Open
V.10	Open	Open	Open	Open
V.28	Open	Open	Open	Open



FIGURE 37. TRANSMITTER TERMINATION




TABLE 7: TRANSMITTER SWITCHES


Mode	Swit	CHES
MODE	S1	S2
V.35	Closed	Closed
V.11/V.10/V.28	Open	Open

Figure 38. Typical V.10 or V.28 Interface (R1 = 10 K Ω in V.10 and 5 K Ω in V.28)

FIGURE 39. TYPICAL V.11 INTERFACE (TERMINATION RESISTOR, R1, IS OPTIONAL.)



FIGURE 40. TYPICAL V.35 INTERFACE



Note: All Resistors shown above are internal to the

XRT4500

TABLE 8: MUX1 CONNECTION TABLE

SCENARIO	Logic		L APPL				INPUT		SIGNAL S	OURCE FOR O	UTPUT NAME/	PIN NUMBER	
NUMBER	DCE/ DTE 31	EC 34	2CK/ 3CK 50	<u>LP</u>	CK INV 54	DT INV 55	E <u>N_</u> O SC 53	RX1D 1	TX1B-TX1A 62, 63	RX2D 74	TX2B-TX2A 65, 64	RX3D 73	TR3B-TR3A 71, 70
1	0	1	0	1	1	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	TX2D	TR3B-TR3A	Х
2	1	1	0	1	1	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	TX2D	Х	TX3D
3	0	1	0	0	1	1	1	TX1D	RX1B-RX1A	TX2D	RX2B-RX2A	TR3B-TR3A	Х
4	1	1	0	0	1	1	1	TX1D	RX1B-RX1A	TX2D	RX2B-RX2A	Х	TX3D
5	0	1	0	1	0	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	TX2D	(TR3B-TR3A)*	Х
6	1	1	0	1	0	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	TX2D	Х	(TX3D)*
7	0	1	0	0	0	1	1	TX1D	RX1B-RX1A	TX2D	RX2B-RX2A	(TR3B-TR3A)*	Х
8	1	1	0	0	0	1	1	TX1D	RX1B-RX1A	TX2D	RX2B-RX2A	Х	(TX3D)*
9	0	1	1	1	1	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	Х	TR3B-TR3A	Х
10	1	1	1	1	1	1	1	RX1B-RX1A	TX1D	TX3D	TX2D	Х	TX3D
11	0	1	1	0	1	1	1	TX1D	RX1B-RX1A	TX2D	Х	TR3B-TR3A	Х
12	1	1	1	0	1	1	1	TX1D	RX1B-RX1A	TX2D	TX3D	Х	TX3D
13	0	1	1	1	0	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	Х	(TR3B-TR3A)*	Х
14	1	1	1	1	0	1	1	RX1B-RX1A	TX1D	TX3D	TX2D	Х	(TX3D)*
15	0	1	1	0	0	1	1	TX1D	RX1B-RX1A	TX2D	Х	(TR3B-TR3A)*	Х
16	1	1	1	0	0	1	1	TX1D	RX1B-RX1A	TX2D	TX3D	Х	(TX3D)*
17	0	1	Х	1	1	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	Х	RX2B-RX2A	Х
18	1	1	Х	1	1	1	1	RX1B-RX1A	TX1D	TX2D	TX2D	Х	Х
19	0	1	Х	0	1	1	1	TX1D	RX1B-RX1A	TX2D	Х	TR3B-TR3A	Х
20	1	1	Х	0	1	1	1	TX1D	RX1B-RX1A	TX2D	RX2B-RX2A	Х	Х

REV. 1.0.5

TABLE 8: MUX1 CONNECTION TABLE (CONTINUED)

SCENARIO	Logic		L APPL NAME/				INPUT		SIGNAL S	OURCE FOR O	JTPUT N AME/I	PIN NUMBER	
NUMBER	DCE/ DTE 31	EC 34	2CK/ 3CK 50	18	CK INV 54	DT INV 55	E <u>N_</u> O SC 53	RX1D 1	TX1B-TX1A 62, 63	RX2D 74	TX2B-TX2A 65, 64	RX3D 73	TR3B-TR3A 71, 70
21	0	1	Х	1	0	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	Х	(RX2B-RX2A)*	Х
22	1	1	Х	1	0	1	1	RX1B-RX1A	TX1D	(TX2D)*	TX2D	Х	Х
23	0	1	Х	0	0	1	1	TX1D	RX1B-RX1A	TX2D	Х	(RX2B-RX2A)*	Х
24	1	1	Х	0	0	1	1	TX1D	NOTE 1	TX2D	TX2D	Х	Х
25	0	0	0	1	1	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	TR3B-TR3A	TR3B-TR3A	Х
26	1	0	0	1	1	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	TX3D	Х	TX3D
27	0	0	0	0	1	1	1	TX1D	RX1B-RX1A	TR3B-TR3A	RX2B-RX2A	TR3B-TR3A	Х
28	1	0	0	0	1	1	1	TX1D	RX1B-RX1A	TX3D	RX2B-RX2A	Х	TX3D
29	0	0	0	1	0	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	(TR3B-TR3A)*	(TR3B-TR3A)*	Х
30	1	0	0	1	0	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	TX3D	Х	(TX3D)*
31	0	0	0	0	0	1	1	TX1D	RX1B-RX1A	(TR3B-TR3A)*	RX2B-RX2A	(TR3B-TR3A)*	Х
32	1	0	0	0	0	1	1	TX1D	RX1B-RX1A	TX3D	RX2B-RX2A	Х	(TX3D)*
33	0	0	1	1	1	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	Х	TR3B-TR3A	Х
34	1	0	1	1	1	1	1	RX1B-RX1A	TX1D	TX3D	TX3D	Х	TX3D
35	0	0	1	0	1	1	1	TX1D	RX1B-RX1A	TR3B-TR3A	Х	TR3B-TR3A	Х
36	1	0	1	0	1	1	1	TX1D	RX1B-RX1A	TX3D	TX3D	Х	TX3D
37	0	0	1	1	0	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	Х	(TR3B-TR3A)*	Х
38	1	0	1	1	0	1	1	RX1B-RX1A	TX1D	TX3D	TX3D	Х	(TX3D)*
39	0	0	1	0	0	1	1	TX1D	RX1B-RX1A	(TR3B-TR3A)*	Х	(TR3B-TR3A)*	Х
40	1	0	1	0	0	1	1	TX1D	RX1B-RX1A	TX3D	TX3D	Х	(TX3D)*
41	0	0	Х	1	1	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	Х	RX2B-RX2A	Х
42	1	0	Х	1	1	1	1	RX1B-RX1A	TX1D	TX3D	TX3D	Х	Х
43	0	0	Х	0	1	1	1	TX1D	RX1B-RX1A	RX2B-RX2A	Х	RX2B-RX2A	Х
44	1	0	Х	0	1	1	1	TX1D	RX1B-RX1A	TX3D	TX3D	Х	Х
45	0	0	Х	1	0	1	1	RX1B-RX1A	TX1D	RX2B-RX2A	Х	(RX2B-RX2A)*	Х
46	1	0	Х	1	0	1	1	RX1B-RX1A	TX1D	(TX3D)*	TX3D	Х	Х
47	0	0	Х	0	0	1	1	TX1D	RX1B-RX1A	RX2B-RX2A	Х	RX2B-RX2A	Х
48	1	0	Х	0	0	1	1	TX1D	NOTE 1	TX3D	TX3D	Х	Х
	Х	Х	Х	Х	Х	0	1	INVERT	INVERT	UNCHANGED	UNCHANGED	UNCHANGED	UNCHANGED
	0	1	Х	0	Х	Х	0	UNCHANGED	UNCHANGED	UNCHANGED	UNCHANGED	32-64 kHz	UNCHANGED
	0	0	Х	0	Х	Χ	0	UNCHANGED	UNCHANGED	32-64 kHz	UNCHANGED	32-64 kHz	UNCHANGED

Notes:

^{1.} Table entries are inputs to MUX1. Column headings are outputs.

^{2.} Signal names ending with A or B are analog inputs or outputs. Signal names ending with D are digital

inputs or outputs. * indicates signal complement. X is don't care.

TABLE 9: MUX2 CONNECTION TABLE (RX4-RX7, TX4-TX7), OUTPUT VERSUS INPUT

	Contro	L INPUT/							
	PIN Nu	JMBER		S	IGNAL SOURC	E FOR OUTPU	JT NAME/PIN	NUMBER	
SCENARIO NUMBER	DCE/ DTE	ĪΡ	RX4D	TX4B- TX4A	RX5D	TX5B- TX5A	RX67D	TR6B-TR6A	TR7
	31	18	40	10, 11	33	13, 12	32	30, 29	27
А	0	0	TX4D	RX4B- RX4A	TX5D	TR6B- TR6A	TX5D	Х	TX76D
В	0	1	RX4B- RX4A	TX4D	RX5B- RX5A	TX5D	TR6B- TR6A	Х	TX76D
С	1	0	TX4D	RX4B- RX4A	TX76D	RX5B- RX5A	TR7	RX5B-RX5A	Х
D	1	1	RX4B- RX4A	TX4D	RX5B- RX5A	TX5D	TR7	TX76D	Х

Notes:

- 1. Table entries are inputs to MUX2.
- 2. Column headings are outputs.
- Signal names ending with A or B are analog inputs or outputs. Signal names ending with D are digital inputs or outputs.
- 4. X = Don't Care (not used)
- 5. Shaded blocks = Normal (No Loop-Back)

Operating Modes for the XRT4500

The XRT4500 Multi protocol Serial Interface device can be configured to operate in a wide variety of modes or "scenarios". This document illustrates some of these "scenarios" and provides the reader with the following information associated with each of these scenarios.

 Which pins (on the "DCE Mode" XRT4500 and "DTE Mode" XRT4500) are used to propagate various data or clock signals.

- Which signals are to be used when operating the XRT4500 in the "differential" or "single-ended" modes.
- How does one configure the "DCE Mode" and "DTE Mode" XRT4500 to operate in these scenarios.

NOTES:

- 1. The "line" signals are drawn with both a "solid" line and a "dashed" line. Both lines are used to transmit and receive "differential" mode signals. However, the "solid" line identifies the signal that should be used, when operating the Transmitter in the "Single-Ended" mode.
- Each scenario includes a table that indicates how to configure the XRT4500 into each of these modes, by specifying the appropriate logic states for EC, 2CK/3CK, LP, CKINV, DTINV, and EN_OSC.
- 3. In all, 48 scenarios have been defined for the XRT4500 device. Currently, this document only lists a subset of these scenarios. Further versions of the XRT4500 data sheet will include this information for all 48 scenarios.



FIGURE 41. SCENARIO A, MUX2, (DCE/ $\overline{DTE} = 0$, $\overline{LP} = 0$)






FIGURE 42. SCENARIO B, MUX2, (DCE/DTE = 0, LP = 1), LOOP BACK NOT ENABLED






FIGURE 43. SCENARIO C, MUX2, (DCE/ $\overline{DTE} = 1$, $\overline{LP} = 0$)







FIGURE 44. SCENARIO D, MUX2, (DCE/DTE = 1, LP = 1), LOOP BACK NOT ENABLED





REV. 1.0.5

FIGURE 45. SERIAL INTERFACE SIGNALS AND CONNECTOR PIN-OUT

					XK 14500	3				
Standard			RS-232	EIA-574	RS-530	RS-449	V.35	X.21	XRT4500	XRT4500
Related standards			V.24	TIA-574	RS422, RS423	RS422, RS423	V.10, V.11, V.28	V.11, X.26		
Connector			DB-25	DB-9	DB-25	DB-37	34-pin	15-pin	DTE	DCE
Signal Name	Abrev.	Source	Pin #, Circuit	Pin#	Pin #, Circuit	Pin #, Circuit	Pin, CCITT#	Pin #, Circuit	Pin #, Circuit	Pin #, Circuit
Shield		-	1,		1,	1,	Α,	1,	,	'
Transmitted Data	QX Q	DTE	2, BA	က	2, BA (A) 14, BA (B)	4, SD (A) 22, SD (B)	P, 103 S, 103	2, Circuit T (A) 9, Circuit T (B)	63, TX1A 62, TX1B	78, RX1A 79, RX1B
Received Data	RXD	DCE	3, BB	2	3, BB (A)	6, RD (A)	R, 104 T, 104	4, Circuit R (A)	78, RX1A 79, RX1B	63, TX1A 62, TX1B
Request to Send (Control for X.21)	RTS	DTE	4, CA	7	4, CA (A)		C, 105	3, Circuit C (A)		
Clear to Send (Indication for X.21)	CTS	DCE	5, CB	∞	5, CB (A)		D, 106	5, Circuit I (A) 12, Circuit I (B)	37, RX4A 38, RX4B	
DCE Ready	DSR	DCE	6, CC	9	6, CC (A)	11, DM (A)	E, 107		36, RX5A 35, RX5B	
DTE Ready	DTR	DTE	20, CD	4	20, CD (A) 23, CD (B)	12, TR (A) 30, TR (B)	H, 108 *		12, TX5A 13, TX5B	
Signal Ground ***		1	7, AB	2	7, AB	19, SG	B, 102	8, Circuit G	3, 14, 59, 72	3, 14, 59, 72
Received Line Signal Detector	DCD	DCE	8, CF	-	8, CF (A) 10, CF (B)	13, RR (A) 31, RR (B)	F, 109		29, TR6A 30, TR6B	29, TR6A 30, TR6B
Transmitter Signal Element Timing	TXC	DCE	15, DB		15, DB (A) 12. DB (B)	5, ST (A)	Y, 114 AA. 114	7, Circuit B (A) ** 14. Circuit B (B) **	70, TR3A 71, TR3B	
Received Signal Element Timing	RXC	DCE	17, DD		17, DD (A)		V, 115 X, 115	6, Circuit S (A)	77, RX2A 76, RX2B	
Local Loop-back	4	DTE	18, LL		18, LL	10, LL	L, 141 *			
Remote Loop-back	RL	DTE	21, RL		21, RL	14, RL	N, 140 *			25, RX8I
Ring Indicator	CI	DCE	_	6		,	J, 125 *			,
Transmit Signal Element Timing	SCTE	DTE	24, DA		24, DA (A) 11, DA (B)	17, TT (A) 35, TT (B)	U, 113 * W, 113 *	7, Circuit X (A) ** 14, Circuit X (B) **	64, TX2A 65, TX2B	77, RX2A 76, RX2B
Test Mode	MT	DCE	25, TM		25, TM	18, TM	NN, 142 *		25, RX8I	19, TX8O
Load Resistance					RL=100Ω	$RL=120\Omega$	RL=100Ω	RL=120Ω		
Signal Amplitude			±5 to ±15 V				0.55 Vpp			
Speed per standard			20 to 150kbps		RS422: 10MBp RS423: 100Kbps		Std: 48kpbs Max: 10Mbps	V.11: 10Mbps		
XRT4500 Speed			256 kbps				V.10: 120 kbps V.11: 20 Mbps			
	Ī									

Optional Signal Only one of the two X.21 signals (circuit B or X) can be implemented and be active at one

^{***} Connect the signal ground to the PCB ground plane of the XRT4500. (Pins 3, 14, 59 and 72 are the analog grounds for the receivers and transmitters on the XRT4500)




FIGURE 46. SERIAL INTERFACE CONNECTOR DRAWINGS

Serial Interface Connector Drawings



X.21 Connector (ISO 4903)
DTE Connector - DB-15 Pin Male
DCE Connector - DB-15 Pin Female


FIGURE 46A



RS-449 Connector (ISO 4902)

DTE Connector Face - DB-37 Pin Male DCE Connector Face - DB-37 Pin Female

FIGURE 46B




RS-232 & EIA-530- Connector (ISO 2110)

DTE Connector - DB-25 Pin Male

DCE Connector - DB-25 Pin Female

FIGURE 46C



V.35/ISO 2593 Connector

DTE Connector Face - 34 Pin Male DCE Connector Face - 34 Pin Female

FIGURE 46D



FIGURE 47. EIA-530 CONNECTION DIAGRAM FOR XRT4500








FIGURE 48. RS-232 CONNECTION DIAGRAM FOR XRT4500





SCENARIOS 1 & 2 NORMAL: '3-CLOCK' DCE/DTE INTERFACE OPERATION




INPUT PIN SETTINGS

	I	OTE (#1)				DCE (#2)	
Pin #	NAME	STATE	DESCRIPTION	PIN #	Name	STATE	DESCRIPTION
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE
34	EC	1	No Echo	34	EC	1	No Echo
50	2CK/ 3CK	0	3 clock	50	2CK/ 3CK	0	3 clock
18	ĪΡ	1	No Loopback	18	ĪΡ	1	No Loopback
54	CKINV	1	No Invert	54	CKINV	1	No Invert
55	DTINV	1	No Invert	55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC

Note:

- 1. When M0=1, M2=1, M2=0 the XRT4500 is in the 1 clock (X.21) mode and the 2CK/3CK input pin is ignored.
- 2. (See Table 8. MUX Connection Table)


SCENARIO 3 &2 DTE LOOP-BACK MODE



INPUT PIN SETTINGS

		DTE (#3)			# NAME STATE DESCRIPTION 31 DCE/DTE 1 DCE 34 EC 1 No Echo 50 2CK/3CK 0 3 clock			
Pin #	Name	STATE	DESCRIPTION	Pin #	Name	STATE	DESCRIPTION	
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE	
34	EC	1	No Echo	34	EC	1	No Echo	
50	2CK/ 3CK	0	3 clock	50	2CK/3CK	0	3 clock	
18	ĪΡ	0	Loopback	18	ĪP	1	No Loopback	
54	CKINV	1	No Invert	54	CKINV	1	No Invert	
55	DTINV	1	No Invert	55	DTINV	1	No Invert	
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC	






COMMENTS: DCE LOOP-BACK MODE

INPUT PIN SETTINGS

		DTE (#1)				DCE (#4)	
Pin #	NAME	STATE	DESCRIPTION	Pin #	Name	STATE	DESCRIPTION
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE
34	EC	1	No Echo	34	EC	1	No Echo
50	2CK/ 3CK	0	3 Clock	50	2CK/ 3CK	0	3 clock
18	ĪΡ	1	No Loopback	18	ĪΡ	0	Loopback
54	CKINV	1	No Invert	54	CKINV	1	No Invert
55	DTINV	1	No Invert	55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC

SCENARIO 5 & 2




COMMENTS: TXC CLOCK INVERSION IN DTE MODE

INPUT PIN SETTINGS

		DTE (#5)				DCE (#2)	
Pin #	NAME	STATE	DESCRIPTION	PIN #	Name	STATE	DESCRIPTION
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE
34	EC	1	No Echo	34	EC	1	No Echo
50	2CK/ 3CK	0	3 clock	50	2CK/ 3CK	0	3 clock
18	ĪΡ	1	No Loopback	18	ĪΡ	1	No Loopback
54	CKINV	0	Invert	54	CKINV	1	No Invert
55	DTINV	1	No Invert	55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC






COMMENTS: TXC CLOCK INVERSION IN DCE MODE

INPUT PIN SETTINGS

		DTE (#1)				DCE (#6)	
Pin #	NAME	STATE	DESCRIPTION	Pin #	NAME	STATE	DESCRIPTION
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE
34	EC	1	No Echo	34	EC	1	No Echo
50	2CK/ 3CK	0	3 clock	50	2CK/ 3CK	0	3 clock
18	ĪΡ	1	No Loopback	18	ĪΡ	1	No Loopback
54	CKINV	1	No Invert	54	CKINV	0	Invert
55	DTINV	1	No Invert	55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC


SCENARIO 7 & 2



INPUT PIN SETTINGS

		DTE (#7)				DCE (#2)	
Pin #	NAME	STATE	DESCRIPTION	Pin #	NAME	STATE	DESCRIPTION
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE
34	EC	1	No Echo	34	EC	1	No Echo
50	2CK/ 3CK	0	3 clock	50	2CK/ 3CK	0	3 clock
18	ĪΡ	0	Loopback	18	ĪΡ	1	No Loopback
54	CKINV	0	Invert	54	CKINV	1	No Invert
55	DTINV	1	No Invert	55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC






INPUT PIN SETTINGS

		DTE (#1)			DCE (#8) PIN # NAME STATE DESCRIPTION 31 DCE/DTE 1 DCE 34 EC 1 No Echo 50 2CK/3CK 0 3 clock			
Pin #	Name	STATE	DESCRIPTION		Name	STATE	DESCRIPTION	
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE	
34	EC	1	No Echo	34	EC	1	No Echo	
50	2CK/ 3CK	0	3 clock	50	2CK/3CK	0	3 clock	
18	ĪΡ	1	No Loopback	18	ĪP	0	Loopback	
54	CKINV	1	No Invert	54	CKINV	0	Invert	
55	DTINV	1	No Invert	55	DTINV	1	No Invert	
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC	



SCENARIO 9 & 10

REV. 1.0.5




COMMENTS: 2 CLOCK MODE OPERATION WITHIN THE 'DCE MODE'. THIS FEATURE IS USEFUL FOR APPLICATIONS

THAT INTERFACE TO A DEVICE WHICH DOES NOT SUPPLY 'SCTE' CLOCK SIGNAL

INPUT PIN SETTINGS

		DTE (#9)			NAME STATE DESCRIPTION DCE/DTE 1 DCE EC 1 No Echo 2CK/3CK 1 2 clock			
Pin #	NAME	STATE	DESCRIPTION	PIN #	Name	STATE	DESCRIPTION	
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE	
34	EC	1	No Echo	34	EC	1	No Echo	
50	2CK/ 3CK	Х	Don't Care	50	2CK/ 3CK	1	2 clock	
18	ĪΡ	1	No Loopback	18	ĪΡ	1	No Loopback	
54	CKINV	1	No Invert	54	CKINV	1	No Invert	
55	DTINV	1	No Invert	55	DTINV	1	No Invert	
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC	






INPUT PIN SETTINGS

		DTE (#9)			DCE (#12) PIN # NAME STATE DESCRIPTION 31 DCE/DTE 1 DCE 34 EC 1 No Echo 50 2CK/3CK 1 2 clock			
Pin #	Name	STATE	DESCRIPTION		Name	STATE	DESCRIPTION	
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE	
34	EC	1	No Echo	34	EC	1	No Echo	
50	2CK/ 3CK	0	3 clock	50	2CK/ 3CK	1	2 clock	
18	ĪΡ	1	No Loopback	18	ĪΡ	0	Loopback	
54	CKINV	1	No Invert	54	CKINV	1	No Invert	
55	DTINV	1	No Invert	55	DTINV	1	No Invert	
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC	


SCENARIO 13 & 10



INPUT PIN SETTINGS

		DTE (#13)				DCE (#10)	
Pin #	NAME	STATE	DESCRIPTION	Pin #	Name	STATE	DESCRIPTION
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE
34	EC	1	No Echo	34	ĒC	1	No Echo
50	2CK/ 3CK	1	2 clock	50	2CK/3CK	1	2 clock
18	ĪΡ	1	No Loopback	18	ĪΡ	1	No Loopback
54	CKINV	0	Invert	54	CKINV	1	No Invert
55	DTINV	1	No Invert	55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC






COMMENTS: TXC CLOCK INVERSION AND 2 CLOCK MODE OPERATION WITHIN THE DCE MODE. THIS SCENARIO CAN BE USED TO RESOLVE THE 2 CLOCK PROPAGATION DELAY TIMING VIOLATION ISSUE.

INPUT PIN SETTINGS

		DTE				DCE	
Pin #	Name	STATE	DESCRIPTION	PIN #	Name	STATE	DESCRIPTION
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE
34	EC	1	No Echo	34	EC	1	No Echo
50	2CK/ 3CK	1	2 clock	50	2CK/ 3CK	1	2 clock
18	ĪΡ	1	No Loopback	18	ĪΡ	1	No Loopback
54	CKINV	1	No Invert	54	CKINV	0	Invert
55	DTINV	1	No Invert	55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC

SCENARIO 16




INPUT PIN SETTINGS

		DTE (#9)				DCE (#16)	
Pin #	NAME	STATE	DESCRIPTION	Pin #	NAME	STATE	DESCRIPTION
31	DCE/DTE	0	DTE	31	DCE/DTE	1	DCE
34	EC	1	No Echo	34	EC	1	No Echo
50	2CK/ 3CK	1	2 clock	50	2CK/ 3CK	1	2 clock
18	ĪΡ	1	No Loopback	18	ΙP	0	Loopback
54	CKINV	1	No Invert	54	CKINV	0	Invert
55	DTINV	1	No Invert	55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC	53	OSCEN	1	No Internal OSC



SCENARIO 17 & 18




COMMENTS: X:21 MODE OPERATION

INPUT PIN SETTINGS (1 CLOCK MODE)

DTE (#17)					DCE (#18)				
Pin #	NAME	STATE	DESCRIPTION		Pin #	NAME	STATE	DESCRIPTION	
31	DCE/DTE	0	DTE		31	DCE/DTE	1	DCE	
34	EC	1	No Echo		34	EC	1	No Echo	
50	2CK/ 3CK	Х	Don't care		50	2CK/ 3CK	Х	Don't care	
18	ĪΡ	1	No Loopback		18	ĪΡ	1	No Loopback	
54	CKINV	1	No Invert		54	CKINV	1	No Invert	
55	DTINV	1	No Invert	No Invert		DTINV	1	No Invert	
53	OSCEN	1	No Internal OSC		53	OSCEN	1	No Internal OSC	


SCENARIO 20



INPUT PIN SETTINGS (1 CLOCK MODE)

DTE (#17)				DCE (#20)				
Pin #	NAME	STATE	DESCRIPTION		Pin #	NAME	STATE	DESCRIPTION
31	DCE/DTE	0	DTE		31	DCE/DTE	1	DCE
34	EC	1	No Echo		34	EC	1	No Echo
50	2CK/ 3CK	Х	Don't care		50	2CK/ 3CK	Х	Don't care
18	ĪΡ	1	No Loopback	No Loopback		ĪΡ	0	Loopback
54	CKINV	1	No Invert		54	CKINV	1	No Invert
55	DTINV	1	No Invert		55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC		53	OSCEN	1	No Internal OSC






INPUT PIN SETTINGS (1 CLOCK MODE)

DTE (#21)					DCE (#18)				
PIN #	NAME	STATE	DESCRIPTION		PIN #	Name	STATE	DESCRIPTION	
31	DCE/DTE	0	DTE		31	DCE/DTE	1	DCE	
34	EC	1	No Echo		34	EC	1	No Echo	
50	2CK/ 3CK	Х	Don't care		50	2CK/ 3CK	Х	Don't care	
18	LΡ	1	No Loopback		18	ĪΡ	1	No Loopback	
54	CKINV	0	Invert		54	CKINV	1	No Invert	
55	DTINV	1	No Invert		55	DTINV	1	No Invert	
53	OSCEN	1	No Internal OSC		53	OSCEN	1	No Internal OSC	




REV. 1.0.5



INPUT PIN SETTINGS (1 CLOCK MODE)

DTE (#17)				DCE (#22)				
Pin #	NAME	STATE	DESCRIPTION		Pin #	NAME	STATE	DESCRIPTION
31	DCE/DTE	0	DTE		31	DCE/DTE	1	DCE
34	EC	1	No Echo		34	EC	1	No Echo
50	2CK/ 3CK	Х	Don't care		50	2CK/ 3CK	Х	Don't care
18	ĪΡ	1	No Loopback	No Loopback		ĪΡ	1	No Loopback
54	CKINV	1	No Invert	No Invert		CKINV	0	Invert
55	DTINV	1	No Invert		55	DTINV	1	No Invert
53	OSCEN	1	No Internal OSC		53	OSCEN	1	No Internal OSC






INPUT PIN SETTINGS (1 CLOCK MODE)

DTE (#23)					DCE (#18)				
Pin #	Name	STATE	DESCRIPTION		Pin #	Name	STATE	DESCRIPTION	
31	DCE/DTE	0	DTE		31	DCE/DTE	1	DCE	
34	EC	1	No Echo		34	EC	1	No Echo	
50	2CK/ 3CK	Х	Don't care		50	2CK/ 3CK	Х	Don't care	
18	ĪΡ	0	Loopback		18	ĪP	1	No Loopback	
54	CKINV	0	Invert		54	CKINV	1	No Invert	
55	DTINV	1	No Invert		55	DTINV	1	No Invert	
53	OSCEN	1	No Internal OSC		53	OSCEN	1	No Internal OSC	

SCENARIO 48



INPUT PIN SETTINGS (1 CLOCK MODE)

	DTE (#17)				DCE (#48)				
Pin #	NAME	STATE	DESCRIPTION		Pin #	NAME	STATE	DESCRIPTION	
31	DCE/DTE	0	DTE		31	DCE/DTE	1	DCE	
34	EC	1	No Echo		34	EC	0	Echo Mode	
50	2CK/ 3CK	Х	Don't care		50	2CK/ 3CK	Х	Don't care	
18	ĪΡ	1	No Loopback	No Loopback		ΙP	0	Loopback	
54	CKINV	1	No Invert		54	CKINV	0	Invert	
55	DTINV	1	No Invert	No Invert		DTINV	1	No Invert	
53	OSCEN	1	No Internal OSC		53	OSCEN	1	No Internal OSC	



External Components used by the XRT4500


Function	Description	Notes
V _{SS} by-pass Capacitor	25-47μF, 12V, SMT Tantalum	-6V switching Regulator filter.
		Low ESR. $(0.20\Omega$ max at 100kHz)
		Sprague Type
		SPR595D476X9025R2T-X
Schottky Diode	1N5819 40V, 1A.	Must be Schottky type
Inductor	47 or 68 μH SMT inductor	JW Miller PM105-470K or PM105-
	·	680k.
		Coilcraft D03316P-473
Current Sense Resistor	0.5 <u>Ω</u> , 0.5W, 5%	
Charge Pump Capacitor	2.2 µF, 25V, SMT Tantalum	+12V Charge Pump
V _{PP} by-pass Capacitor	10 μF, 25V, SMT Tantalum	+12V Charge Pump
V _{DD} by-pass Capacitor	22 μF, 16V, Electrolytic	+5V decoupling. (In addition to
	•	various 0.1 _L F, 50V capacitors)
General by-pass	0.1 _μ F, 50V	Panasonic X7R Dielectric, 1206
Capacitors	·	size.
		Digikey PCC104BCT-ND



80 LEAD THIN QUAD FLAT PACK

(14 x 14 x 1.4 mm TQFP)

REV. 3.00



Note: The control dimension is the millimeter column

	INC	HES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.055	0.063	1.40	1.60
A ₁	0.002	0.006	0.05	0.15
A ₂	0.053	0.057	1.35	1.45
В	0.009	0.015	0.22	0.38
С	0.004	0.008	0.09	0.20
D	0.622	0.638	15.80	16.20
D ₁	0.547	0.555	13.90	14.10
е	0.025	6 BSC	0.65	BSC
L	0.018	0.030	0.45	0.75
α	0°	7 °	0°	7 °

MULTIPROTOCOL SERIAL NETWORK INTERFACE IC
REV. 1.0.5

REVISIONS

Rev. 1.03 -- Updated electrical characteristics, made minor text edits.

Rev. 1.04 -- Corrected page formatting problems.

Rev. 1.05 -- Corrected table anchor format problem page 46 (caused text to hide), replaced TR3 with TR6 page 41.

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2001 EXAR Corporation

Datasheet June 2001.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.