


Multiprotocol Transceiver


- Single Chip Programmable Serial Transceiver
- Seven (7) Drivers and Seven (7) Receivers
- Software-Selectable Industry Standard Protocols:
 - RS-232 (V.28)
 - EIA-530
 - RS-449
 - RS-422A (V.11, X.27)
 - RS-485
 - -- V.35
- Independant Driver and Receiver Mode Selection
- +5V Single Power Supply Operation
- Surface Mount Packaging



Now Available in Lead Free Packaging

DESCRIPTION

The **SP503** is a highly integrated serial transceiver that allows software control of its interface modes. It offers hardware interface modes for RS-232 (V.28), RS-422A (V.11), RS-449, RS-485, V.35, and EIA-530. The **SP503** is fabricated using low–power BiCMOS process technology, and incorporates a **Sipex** patented (5.306,954) charge pump allowing +5V only operation.



ELECTRICAL CHARACTERISTICS

 T_{MIN} to T_{MAX} @ Vcc = +5V ±5% unless otherwise noted.

	MIN.	TYP.	MAX.	UNITS	CONDITIONS
LOGIC INPUTS					
V _{IL} V _{IH}	2.0		0.8	Volts Volts	
LOGIC OUTPUTS					
V _{OL}	0.4		0.4	Volts	I _{OUT} = -3.2mA
V _{OH}	2.4			Volts	I _{OUT} = 1.0mA
RS-485 DRIVER					
TTL Input Levels			0.8	Volts	
V _{IL} V _{IH}	2.0		0.0	Volts	
Outputs					
HIGH Level Output			+6.0	Volts	
LOW level Output	-0.3			Volts	D 540 0 50 5
Differential Output	±1.5		±5.0	Volts	$R_L=54\Omega$, $C_L=50$ pF $ V_T - V_T $
Balance Open Circuit Voltage			±0.2 ±6.0	Volts Volts	
Output Current	28.0			mA	R ₁ =54Ω
Short Circuit Current	_0.0		±250	mA	Terminated in –7V to +12V
Transition Time			120	ns	Rise/fall time, 10%-90%
Maximum Transmission Rate	5			Mbps	$R_L=54\Omega$
Propagation Delay			000		D 540
t _{PHL}			200 200	ns ns	$R_L=54\Omega$ $R_L=54\Omega$
t _{PLH} RS-485 RECEIVER			200	113	11_3452
TTL Output Levels					
V _{OL}			0.4	Volts	
. V _{OH}	2.4			Volts	
Input					
HIGH Threshold	+0.2		+12.0	Volts	(a)-(b)
LOW Threshold Common Mode Range	-7.0 -7.0		-0.2 +12.0	Volts Volts	(a)-(b)
HIGH Input Current	-7.0		T12.0	VOILS	Refer to graph
LOW Input Current					Refer to graph
Receiver Sensitivity			±0.2	Volts	Over -7V to +12V common
land benedes a	40			1.0	mode range
Input Impedance Maximum Transmission Rate	12 5			kΩ Mbps	
Propagation Delay	5			IVIDPS	
t _{PHL}			200	ns	
t _{PLH}			200	ns	
V.35 DRIVER					
TTL Input Levels					
V _{IL}	0.0		0.8	Volts	
V _{IH}	2.0			Volts	
Outputs Differential Output	±0.44		±0.66	Volts	With termination network in
Zo.o					Figure 6; R_L =100 Ω
Output Impedance	50		150	Ω	With termination network in
Object Circuit I	405	450	405	_	Figure 6.
Short Circuit Impedance	135	150	165	Ω	With termination network in Figure 6.
Transition Time			40	ns	in Figure 6.
Maximum Transmission Rate	5			Mbps	R ₁ =100Ω
Propagation Delay					
t _{PHL}			200	ns	$R_L=100\Omega$
t _{PLH}			200	ns	R _L =100Ω

ELECTRICAL CHARACTERISTICS

 $\rm T_{MIN}$ to $\rm T_{MAX}$ @ Vcc = +5V $\pm 5\%$ unless otherwise noted.


T _{MIN} to T _{MAX} @ VCC = +3V ±3 % utiless otilet	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V.35 RECEIVER					
TTL Output Levels					
V _{OL}	0.4		0.4	Volts	
V _{OH}	2.4			Volts	
Input Receiver Sensitivity		±0.2		Volts	
Input Impedance	90	100	110	Ω	With termination network
mpat impodanto					in Figure 6.
Short Circuit Impedance	135	150	165	Ω	With termination network
Mandanana Turananairairan Bata	_			N Alleria e	in Figure 6.
Maximum Transmission Rate Propagation Delay	5			Mbps	
t _{PHL}			200	ns	
t _{PLH}			200	ns	
RS-422 DRIVER					
TTL Input Levels					
V _{IL}			0.8	Volts	
V _{IH}	2.0			Volts	
Outputs Differential Output	±2.0		±5.0	Valta	P -1000
Differential Output Open Circuit Voltage,V	±2.0		±5.0 ±6.0	Volts Volts	$R_L=100\Omega$
Balance			±0.0 ±0.4	Volts	$ V_T - \overline{V_T} $
Offset			+3.0	Volts	
Short Circuit Current			±150	mA	V _{OUT} =0V
Power Off Current			±100	μΑ	$V_{cc} = 0V, V_{out} = \pm 0.25V$
Transition Time	_		60	ns	Rise/fall time, 10%-90%
Maximum Transmission Rate	5			Mbps	$R_L=100\Omega$
Propagation Delay			200	ns	$R_1 = 100\Omega$
t _{PHL} t _{PLH}			200	ns	$R_1 = 100\Omega$
RS-422 RECEIVER					
TTL Output Levels					
V _{OI}			0.4	Volts	
, V _{OH}	2.4			Volts	
Input	0.0			\	() ()
HIGH Threshold LOW Threshold	+0.2 -6.0		+6.0 -0.2	Volts Volts	(a)-(b)
Common Mode Range	-6.0 -7.0		+7.0	Volts	(a)-(b)
HIGH Input Current	, .0		''.0	VOICS	Refer to graph
LOW Input Current					Refer to graph
Receiver Sensitivity			±0.2	Volts	$V_{CM}=+7V$ to $-7V$
Input Impedance	4			kΩ	V _{CM} =+10V to -10V
Maximum Transmission Rate Propagation Delay	5			Mbps	
t _{PHL}			200	ns	
t _{PLH}			200	ns	
RS-232 DRIVER					
TTL Input Level					
V _{IL}			0.8	Volts	
V _{IH}	2.0			Volts	
Outputs	. 5.0		.45	Valta	B -2k0 V . 0.9V V . 5V
HIGH Level Output LOW Level Output	+5.0 –15.0		+15 -5.0	Volts Volts	$R_L=3k\Omega, V_{IN}=0.8V, V_{cc}=5V$ $R_L=3k\Omega, V_{IN}=2.0V, V_{cc}=5V$
Open Circuit Voltage	-15.0 -15		-5.0 +15	Volts	110132, v _{IN} =2.0v, v _{cc} = 5v
Short Circuit Current			±100	mA	V _{OUT} =0V
Power Off Impedance	300			Ω	$V_{cc}^{001} = 0V, V_{out} = \pm 2.0V$
L			l		


ELECTRICAL CHARACTERISTICS

 $\rm T_{MIN}$ to $\rm T_{MAX}$ @ Vcc = +5V $\pm 5\%$ unless otherwise noted.

I _{MIN} to I _{MAX} @ Vcc = +5V ±5% unless other	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Slew Rate			30	V/μs	$R_L=3k\Omega$, $C_L=15pF$
Transition Time			1.56	μS	$R_L = 3k\Omega$, $C_L = 2500pF$
Maximum Transmission Rate	120			kbps	$R_L = 3k\Omega$, $C_L = 2500pF$
Propagation Delay					
t _{PHL}		2	8	μs	$R_L=3k\Omega$
t _{PLH}		2	8	μS	$R_L=3k\Omega$
RS-232 RECEIVER					
TTL Output Levels					
V _{OL}			0.4	Volts	
V _{OH}	2.4			Volts	
Input					
HIGH Threshold		1.7	2.4	Volts	
LOW Threshold	0.8	1.2		Volts	
Receiver Open Circuit Bias			+2.0	Volts	
Input Impedance	3	5	7	kΩ	V _{IN} =+15V to -15V
Maximum Transmission Rate	120			kbps	
Propagation Delay					
t _{PHL}			1	μS	
t _{PLH}			1	μS	
RS-423 DRIVER					
TTL Input Levels					
V _{IL}			0.8	Volts	
VIH	2.0			Volts	
Output					
Open Circuit Voltage	±4.0		±10.0	Volts	
HIGH Level Output	+3.6		+6.0	Volts	$R_L=550\Omega$
LOW Level Output	-6.0		-3.6	Volts	R _L =550Ω
Short Circuit Current			±150	mA	V _{OUT} =0V
Power Off Current			±100	μΑ	$V_{cc} = 0V$, $V_{out} = \pm 0.25V$ Rise/fall time, 10-90%
Transition Time	0.8		2.4	μs	
Maximum Transmission Rate	120			kbps	$R_L=550\Omega$
Propagation Delay				_	D 5500
t _{PHL}		2	8	μς	$R_L = 550\Omega$
t _{PLH}		2	8	μS	$R_L=550\Omega$
RS-423 RECEIVER					
TTL Output Levels					
V _{OL}			0.4	Volts	
V _{OH}	2.4			Volts	
Input	0.0				
HIGH Threshold	+0.2		+7.0	Volts	
LOW Threshold	-7.0		-0.2	Volts	Defeate man
HIGH Input Current					Refer to graph
LOW Input Current			.00	Valta	Refer to graph
Receiver Sensitivity Input Impedance	A		±0.2	Volts	$V_{CM} = +7V \text{ to } -7V$
Maximum Transmission Rate	4 120			kΩ	$V_{IN}^{OW} = +10V \text{ to } -10V$
Propagation Delay	120			kbps	
, , ,			1	μS	
t _{PHL}			1	μS μS	
t _{PLH} POWER REQUIREMENTS		+	'	μο	
	175		E OF	Valta	
V _{cc}	4.75	20	5.25	Volts	// _EV: no interfece colected
I _{CC}	01144110	20	30	mA	V _{CC} =5V; no interface selected
ENVIRONMENTAL AND ME		\L			
Operating Temperature Range	0		+70	°C	
Storage Temperature Range	-65		+150	°C	
Package	1 8	30-pin QF	۲		
. donago					

RECEIVER INPUT GRAPHS





POWER MATRIX

Typical @ 25°C and V_{cc} = +5V unless otherwise noted. Input is applied to one driver.

Mode	Open Input	Input to 5V	Input to GND	AC Signal to Input	Input to 5V with Load	Input to GND with Load	AC Signal with Load	Conditions
V.35	47.0mA	48.8mA	47.3mA	54.5mA	104.2mA	100.9mA	100.9mA	With external termination resistor network; Input @ 60kHz, Load is $3k\Omega$ & 2500pF for RS-232 and 100 Ω for V.35
RS-232	35.4mA	37.8mA	35.2mA	43.6mA	54.1mA	57.1mA	55.9mA	Input @ 60kHz Load is $3k\Omega$ & 2500pF for RS-232.
RS-422	25.8mA	31.4mA	25.8mA	27.5mA	140.2mA	135.9mA	145.2mA	Input @ $2.5 MHz$ Load is 100Ω .
RS-485	33.4mA	37.91mA	33.51mA	34.81mA	200.3mA	194.8mA	203.3mA	Input @ 2.5MHz Load is 54Ω.
RS-449	37.8mA	40.3mA	41.1mA	42.9mA	142.3mA	138.8mA	147.4mA	Input @ 60kHz Load is 100Ω for RS-422 450Ω for RS-423
EIA-530	45.2mA	48.1mA	44.4mA	50.3mA	148.9mA	145.7mA	147.3mA	Input @ 60kHz Load is 100Ω for RS-422 450Ω for RS-423

OTHER AC CHARACTERISTICS


(Typical @ 25°C and nominal supply voltages unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DELAY TIME FROM ENABLE	MODE 7	TO TRI-S	TATE MO	DE	
SINGLE-ENDED MODE (RS-2	232, RS-	423)			
t _{P71} ; Enable to Output LOW		190		ns	3kΩ pull-up to output
t _{nzu} ; Enable to Output HIGH	l	130		ns	$3k\Omega$ pull-down to output
t _{p. 7} ; Disable from Output LC	t _{p. 7} ; Disable from Output LOW			ns	5V to input
t _{PHZ} ; Disable from Output HI	GH	400		ns	GND to input
DIFFERENTIAL MODE (RS-42	22, RS-4	85, V.35)			
t _{P7I} ; Enable to Output LOW		100		ns	3kΩ pull–up to output
t _{P7H} ; Enable to Output HIGH	t _{pzu} ; Enable to Output HIGH			ns	3kΩ pull–down to output
t _{PLZ} ; Disable from Output LOW		130		ns	5V to input
t _{PHZ} ; Disable from Output HIGI	Н	140		ns	GND to input

Notes:

- Measured from 2.5V of $R_{\rm IN}$ to 2.5V of $R_{\rm OUT}$ 1.
- Measured from one–half of R_{IN} to 2.5V of R_{OUT}. 2.
- 3.
- Measured from 1.5V of $T_{\rm IN}$ to one—half of $T_{\rm OUT}$. Measured from 2.5V of $R_{\rm O}$ to 0V of A and B. 4.

PINOUT...



PIN ASSIGNMENTS... **CLOCK AND DATA GROUP**

Pin 1 — RxD — Receive Data; TTL output, sourced from RD(a) and RD(b) inputs.

Pin 14 — TxD — TTL input; transmit data source for SD(a) and SD(b) outputs.

Pin 15—TxC—Transmit Clock; TTL input for TT driver outputs.

Pin 20 — RxC — Receive Clock; TTL output sourced from RT(a) and RT(b) inputs.

Pin 22—ST—Send Timing; TTL input; source for ST(a) and ST(b) outputs.

Pin 37 — RT(a) — Receive Timing; analog input, inverted; source for RxC.

Pin 38 — RT(b) — Receive Timing; analog input, non-inverted; source for RxC.

Pin 42 — ST(a) — Send Timing; analog output, inverted; sourced from ST.

Pin 44 — ST(b) — Send Timing; analog output, non-inverted; sourced from ST.

Pin 59 — SD(b) — Analog Out — Send data, non-inverted; sourced from TxD.

Pin 61 — SD(a) — Analog Out — Send data, inverted: sourced from TxD.

Pin 63 — TT(a) — Analog Out — Terminal Timing, inverted; sourced from TxC

Pin 65 — TT(b) — Analog Out — Terminal Timing, non-inverted; sourced from TxC.

Pin 70 — RD(a) — Receive Data, analog input; inverted: source for RxD.

Pin 71 — RD(b) — Receive Data; analog input; non-inverted; source for RxD.

Pin 76 — SCT(a) — Serial Clock Transmit; analog input, inverted; source for SCT.

Pin 77 — SCT(b) — Serial Clock Transmit: analog input, non-inverted; source for SCT

Pin 79 — SCT — Serial Clock Transmit; TTL output; sources from SCT(a) and SCT(b) inputs.

CONTROL LINE GROUP

Pin 13 — DTR — Data Terminal Ready; TTL input; source for TR(a) and TR(b) outputs.

Pin 16 — RTS — Ready To Send; TTL input; source for RS(a) and RS(b) outputs.

Pin 17 — RL — Remote Loopback; TTL input; source for RL(a) and RL(b) outputs.

Pin 19 — DCD— Data Carrier Detect; TTL output; sourced from RR(a) and RR(b) inputs.

Pin 21 — RI — Ring In; TTL output; sourced from IC(a) and IC(b) inputs.

Pin 24 — LL — Local Loopback; TTL input; source for LL(a) and LL(b) outputs.

Pin 35 — RR(a)— Receiver Ready; analog input, inverted; source for DCD.

Pin 36 — RR(b)— Receiver Ready; analog input, non-inverted; source for DCD.

Pin 39 — IC(a) — Incoming Call; analog input, inverted; source for RI.

Pin 40 — IC(b) — Incoming Call; analog input, non-inverted; source for RI.

Pin 45 — RL(b) — Remote Loopback; analog output, non-inverted; sourced from RL.

Pin 47 — RL(a) — Remote Loopback; analog output inverted; sourced from RL.

Pin 49— LL(b) — Local Loopback; analog output, non-inverted; sourced from LL.

Pin 51 — LL(a) — Local Loopback; analog output, inverted; sourced from LL.

Pin 52 — RS(b) — Ready To Send; analog output, non-inverted; sourced from RTS.

Pin 54 — RS(a) — Ready To Send; analog output, inverted; sourced from RTS.

Pin 56 — TR(b) — Terminal Ready; analog output, non-inverted; sourced from DTR.

Pin 58 — TR(a) — Terminal Ready; analog output, inverted; sourced from DTR.

Pin 66 — CS(a) — Clear To Send; analog input, inverted; source for CTS.

Pin 67 — CS(b) — Clear To Send; analog input, non-inverted; source for CTS.

Pin 68 — DM(a)— Data Mode; analog input, inverted; source for DSR.

Pin 69 — DM(b)— Data Mode; analog input, non-inverted; source for DSR

Pin 78 — DSR— Data Set Ready; TTL output; sourced from DM(a), DM(b) inputs.

Pin 80 — CTS— Clear To Send; TTL output; sourced from CS(a) and CS(b) inputs.

CONTROL REGISTERS

Pins 2–5 — RDEC₀ – RDEC₃ — Receiver decode register; configures receiver modes; TTL inputs.

Pin 6 — TTEN — Enables TT driver, active low; TTL input.

Pin 7 — SCTEN — Enables SCT receiver; active high; TTL input.

Pins 12-9 — TDEC $_0$ – TDEC $_3$ — Transmitter decode register; configures transmitter modes; TTL inputs.

Pin 23 — STEN — Enables ST driver; active low; TTL input.

POWER SUPPLIES

Pins 8, 25, 33, 41, 48, 55, 62, 73, 74 — V_{CC} — +5V input.

Pins 29, 34, 43, 46, 50, 53, 57, 60, 64, 72, 75 — GND — Ground.

 $Pin 27 - V_{DD} + 10V$ Charge Pump Capacitor — Connects from V_{DD} to V_{CC} . Suggested capacitor size is $22\mu F$, 16V.

Pin 32 — V_{SS} –10V Charge Pump Capacitor — Connects from ground to V_{SS} . Suggested capacitor size is 22 μ F, 16V.

Pins 26 and 30 — C_1^+ and C_1^- — Charge Pump Capacitor — Connects from C_1^+ to C_1^- . Suggested capacitor size is $22\mu F$, 16V.

Pins 28 and 31 — C_2^+ and C_2^- — Charge Pump Capacitor — Connects from C_2^+ to C_2^- . Suggested capacitor size is $22\mu F$, 16V.

NOTE: NC pins should be left floating; internal signals may be present.

FEATURES...

The **SP503** is a highly integrated serial transceiver that allows software control of its interface modes. The **SP503** offers hardware interface modes for RS-232 (V.28), RS-422A (V.11), RS-449, RS-485, V.35, and EIA-530. The interface mode selection is done via an 8-bit switch; four (4) bits control the drivers and four (4) bits control the receivers. The **SP503** is fabricated using low-power BiCMOS process technology, and incorporates a **Sipex** patented (5,306,954) charge pump allowing +5V only operation. Each device is packaged in an 80-pin Quad FlatPack package.

The SP503 is ideally suited for wide area network connectivity based on the interface modes offered and the driver and receiver configurations. The SP503 has seven (7) independent drivers and seven (7) independent receivers. The seventh driver of the SP503 allows it to support applications which require two separate clock outputs making it ideal for DCE applications.

THEORY OF OPERATION

The **SP503** is made up of four separate circuit blocks — the charge pump, drivers, receivers, and decoder. Each of these circuit blocks is described in more detail below.

Charge-Pump

The charge pump is a **Sipex** patented design (5,306,954) and uses a unique approach com-

pared to older less–efficient designs. The charge pump still requires four external capacitors, but uses a four–phase voltage shifting technique to attain symmetrical 10V power supplies. Figure 3(a) shows the waveform found on the positive side of capcitor C2, and Figure 3(b) shows the negative side of capcitor C2. There is a free–running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

— V_{SS} charge storage —During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to +5V. C_1^+ is then switched to ground and the charge on C_1^- is transferred to C_2^- . Since C_2^+ is connected to +5V, the voltage potential across capacitor C_2 is now 10V.

Phase 2

— V_{SS} transfer — Phase two of the clock connects the negative terminal of C_2 to the V_{SS} storage capacitor and the positive terminal of C_2 to ground, and transfers the generated –l0V to C_3 . Simultaneously, the positive side of capacitor C_1 is switched to +5V and the negative side is connected to ground.

Phase 3

— V_{DD} charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C_1 produces –5V in the negative terminal of C_1 , which is applied to the negative side of capacitor C_2 . Since C_2^+ is at +5V, the voltage potential across C_2 is 10V.

Phase 4

— V_{DD} transfer — The fourth phase of the clock connects the negative terminal of C_2 to ground and transfers the generated 10V across C_2 to C_4 , the V_{DD} storage capacitor. Again,




Figure 1. Charge Pump Phase 1.




Figure 2. Charge Pump Phase 2.

simultaneously with this, the positive side of capacitor C_1 is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both V+ and V⁻ are separately generated from V_{CC} in a no–load condition, V+ and V⁻ will be symmetrical. Older charge pump approaches that generate V⁻ from V+ will show a decrease in the magnitude of V⁻ compared to V+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 15kHz. The external capacitors must be 22µF with a 16V breakdown rating.

External Power Supplies

For applications that do not require +5V only, external supplies can be applied at the V+ and V⁻ pins. The value of the external supply voltages must be no greater than $\pm 10V$. The current drain for the $\pm 10V$ supplies is used for RS-232,

and RS-423 drivers. For the RS-232 driver, the current requirement will be 3.5mA per driver, and for the RS-423 driver, the worst case current drain will be 11mA per driver. The external power supplies should provide a power supply sequence of: +10V, then +5V, followed by -10V.

Drivers

The **SP503** has seven (7) independent drivers, two of which have separate active—low tri–state controls. If a half-duplex channel is required, this can be achieved with external connections.

Control for the mode selection is done via a four-bit control word. The SP503 does not have a latch; the control word must be externally latched either high or low to write the appropriate code into the SP503. The drivers are prearranged such that for each mode of operation the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the requirements of clock, data, and control line signal levels. Table 1 shows a summary of the electrical characteristics of the drivers in the different interface modes. Unused driver inputs can be left floating; however, to ensure a desired state with no input signal, pullup resistors to +5V or pull-down resistors to ground are suggested. Since the driver inputs are both TTL or CMOS compatible, any value resistor less than $100k\Omega$ will suffice.




Figure 3. Charge Pump Waveforms




Figure 4. Charge Pump Phase 3.

There are three basic types of driver circuits — RS-232, RS-423, and RS-485. The RS-232 drivers output a minimum of $\pm 5V$ level single-ended signals (with $3k\Omega$ and 2500pF loading), and can operate up to 120kbps. The RS-232 drivers are used in RS-232 mode for all signals, and also in V.35 mode where they are used as the control line signals.

The RS-423 drivers output a minimum of $\pm 3.6 V$ level single–ended signals (with 450Ω loading) and can operate up to 120 kbps. Open circuit V_{OL} and V_{OH} measurements may exceed the $\pm 6 V$ limitation of RS-423. The RS-423 drivers are used in RS-449 and EIA-530 modes as RL and LL outputs.

The third type of driver supports RS-485, which is a differential signal that can maintain ± 1.5 V differential output levels with a worst case load of 54Ω . The signal levels and drive capability of




Figure 5. Charge Pump Phase 4.

the RS-485 drivers allow the drivers to also support RS-422 requirements of $\pm 2V$ differential output levels with 100Ω loads. The RS-422 drivers are used in RS-449 and EIA-530 modes as clock, data, and some control line signals.

The RS-485–type drivers are also used in the V.35 mode. V.35 levels require ± 0.55 V signals with a load of 100Ω . In order to meet the voltage requirements of V.35, external series resistors with source impedance termination resistors must be implemented to voltage divide the driver outputs from 0 to +5V to 0 to +0.55V. Figure 6 shows the values of the resistor network and how to connect them. The termination network also achieves the 50Ω to 150Ω source impedance for V.35. For applications that require V.11 signals for clock and data instead of V.35 levels, omit the external termination networks. All of the differential drivers, RS-485, RS-422, and V.35 can operate up to 5Mbps.

Pin Label	Mode:	RS-232	V.35	RS-422	RS-485	RS-449	EIA-530
TDEC ₃ -TDEC ₀	0000	0010	1110	0100	0101	1100	1101
SD(a)	tri-state	RS-232	V.35-	RS-422-	RS-485-	RS-422-	RS-422-
SD(b)	tri-state	tri-state	V.35+	RS-422+	RS-485+	RS-422+	RS-422+
TR(a)	tri-state	RS-232	RS-232	RS-422-	RS-485-	RS-422-	RS-422-
TR(b)	tri-state	tri-state	tri-state	RS-422+	RS-485+	RS-422+	RS-422+
RS(a)	tri-state	RS-232	RS-232	RS-422-	RS-485-	RS-422-	RS-422-
RS(b)	tri-state	tri-state	tri-state	RS-422+	RS-485+	RS-422+	RS-422+
RL(a)	tri-state	RS-232	RS-232	RS-422-	RS-485-	RS-423	RS-423
RL(b)	tri-state	tri-state	tri-state	RS-422+	RS-485+	tri-state	tri-state
LL(a)	tri-state	RS-232	RS-232	RS-422-	RS-485-	RS-423	RS-423
LL(b)	tri-state	tri-state	tri-state	RS-422+	RS-485+	tri-state	tri-state
ST(a)	tri-state	RS-232	V.35-	RS-422-	RS-485-	RS-422-	RS-422-
ST(b)	tri-state	tri-state	V.35+	RS-422+	RS-485+	RS-422+	RS-422+
TT(a)	tri-state	RS-232	V.35-	RS-422-	RS-485-	RS-422-	RS-422-
TT(b)	tri-state	tri-state	V.35+	RS-422+	RS-485+	RS-422+	RS-422+

Table 1. SP503 Drivers




Figure 6. Typical Operating Circuit

Receivers

The **SP503** has seven (7) independent receivers which can be programmed for six (6) different interface modes. One of the seven (7) receivers (SCT) has an active—high enable control, as shown in the Mode Diagrams.

Control for the mode selection is done via a 4—bit control word that is independent from the driver control word. The coding for the drivers and receivers is identical. Therefore, if the modes for the drivers and receivers are supposed to be identical in the application, the control lines can be tied together.

Like the drivers, the receivers are pre-arranged for the specific requirements of the interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the requirements of clock, data, and control line receivers. Table 2 shows a summary of the electrical characteristics of the receivers in the different interface modes. Unused receiver inputs can be left floating without causing oscillation. To ensure a desired state of the receiver output, a pull-up resistor of $100k\Omega$ to +5V should be connected to the inverting input for a logic low, or the non-inverting input for a logic high. For single-ended receivers, a pull-down resistor to ground of $5k\Omega$ is internally connected, which will ensure a logic high output.

There are three basic types of receivers — RS-232, RS-423, and RS-485. The RS-232 receiver is a single–ended input with a threshold of 0.8V to 2.4V. The RS-232 receiver has an operating voltage range of ± 15 V and can receive signals up to 120kbps. RS-232 receivers are used in RS-232 mode for all signal types, and in V.35 mode for control line signals.

The RS-423 receivers are also single—ended but have an input threshold as low as ± 200 mV. The input impedance is guaranteed to be greater than 4k Ω , with an operating voltage range of ± 7 V. The RS-423 receivers can operate up to 120kbps. RS-423 receivers are used for the IC signal in RS-449 and EIA-530 modes, as shown in *Table 2*.

The third type of receiver supports RS-485, which is a differential interface mode. The RS-485 receiver has an input impedance of $15k\Omega$ and a differential threshold of $\pm 200mV$. Since the characteristics of an RS-422 receiver are actually subsets of RS-485, the receivers for RS-422 requirements are identical to the RS-485 receivers. RS-422 receivers are used in RS-449 and EIA-530 for receiving clock, data, and some control line signals. The RS-485 receivers are also used for the V.35 mode. V.35 levels require the ± 0.55 V signals with a load of 100Ω . In order to meet the V.35 input impedance of 100Ω , the external termination network of Figure 6 must be applied. The threshold of the V.35 receiver is ± 200 mV. The V.35 receivers

Pin Label	Mode:	RS-232	V.35	RS-422	RS-485	RS-449	EIA-530
RDEC ₃ -RDEC ₀	0000	0010	1110	0100	0101	1100	1101
RD(a)	Undefined	RS-232	V.35-	RS-422-	RS-485-	RS-422-	RS-422-
RD(b)	Undefined	15kΩ to GND	V.35+	RS-422+	RS-485+	RS-422+	RS-422+
RT(a)	Undefined	RS-232	V.35-	RS-422-	RS-485-	RS-422-	RS-422-
RT(b)	Undefined	15kΩ to GND	V.35+	RS-422+	RS-485+	RS-422+	RS-422+
CS(a)	Undefined	RS-232	RS-232	RS-422-	RS-485-	RS-422-	RS-422-
CS(b)	Undefined	15kΩ to GND	15KΩ to GND	RS-422+	RS-485+	RS-422+	RS-422+
DM(a)	Undefined	RS-232	RS-232	RS-422-	RS-485-	RS-422-	RS-422-
DM(b)	Undefined	15kΩ to GND	15KΩ to GND	RS-422+	RS-485+	RS-422+	RS-422+
RR(a)	Undefined	RS-232	RS-232	RS-422-	RS-485-	RS-422-	RS-422-
RR(b)	Undefined	15kΩ to GND	15KΩ to GND	RS-422+	RS-485+	RS-422+	RS-422+
IC(a)	Undefined	RS-232	RS-232	RS-422-	RS-485-	RS-423	RS-423
IC(b)	Undefined	15kΩ to GND	15KΩ to GND	RS-422+	RS-485+	15KΩ to GND	15KΩ to GND
SCT(a)	Undefined	RS-232	V.35-	RS-422-	RS-485-	RS-422-	RS-422-
SCT(b)	Undefined	15kΩ to GND	V.35+	RS-422+	RS-485+	RS-422+	RS-422+


Table 2. SP503 Receivers

can operate up to 5Mbps. All of the differential receivers can receive data up to 5Mbps.

Decoder

The SP503 has the ability to change the interface mode of the drivers or receivers via an 8-bit switch. The decoder for the drivers and receivers is not latched; it is merely a combinational logic switch. The codes shown in Tables 1 and 2 are the only specified, valid modes for the SP503. Undefined codes may represent other interface modes not specified or random outputs (consult the factory for more information). The drivers are controlled with the data bits labeled TDEC₃-TDEC₀. The drivers can be put into tristate mode by writing 0000 to the driver decode switch. The receivers are controlled with data bits RDEC₃-RDEC₀; the code 0000 written to the receivers will place the outputs in an undetermined state. All receivers, with the exception of SCT, do not have tri-state capability; the outputs will either be HIGH or LOW depending upon the state of the receiver input.


MODE: RS-232									
DRIVER					RECE	IVER			
TDEC ₃	TDEC ₂	TDEC ₁	TDEC ₀	RDEC ₃	RDEC ₂	RDEC ₁	RDEC ₀		
0	0 0 1 0 0 0 1 0								



STEN	ST	TTEN	TT	SCTEN	SCT
1	Disabled	1	Disabled	1	Enabled
0	Enabled	0	Enabled	0	Disabled

Figure 7. Mode Diagram — RS-232

MODE: V.35									
	DRI\	/ER		RECEIVER					
TDEC ₃	TDEC ₂	TDEC ₁	TDEC ₀	RDEC ₃	RDEC ₂	RDEC ₁	RDEC ₀		
1 1 1 0 1 1 0									



STEN	ST	TTEN	TT	SCTEN	SCT
1	Disabled	1	Disabled	1	Enabled
0	Enabled	0	Enabled	0	Disabled

Figure 8. Mode Diagram — V.35




Figure 9. Mode Diagram — RS-422




Figure 10. Mode Diagram — RS-449




Figure 11. Mode Diagram — RS-485




Figure 12. Mode Diagram — EIA-530

SP502/SP503 EVALUATION BOARD

The SP502/SP503 Evaluation Board (EB) Is designed to offer as much flexibility to the user as possible. Each board comes equipped with an 80-pin QFP Zero-Insertion Force socket to allow for testing of multiple devices. The control lines and inputs and outputs of the device can be controlled either manually or via a data bus under software control. There is a 50-pin connector to allow for easy connection to an existing system via a ribbon cable. There are also open areas on the PC board to add additional circuitry to support application-specific requirements.

Manual Control

The SP502/SP503EB will support both the SP502 or SP503 multi-mode serial transceivers. When used for the SP502, disregard all notation on the board that is in [brackets]. The **SP502** has a half-duplex connection between the RxT receiver and the TT driver. Due to this internal connection, the RxT receiver inputs can be accessed via the TT(a) and TT(b) pins. If the user needs separate receiver input test pins, jumpers JP1 and JP2 can be inserted to allow for separate receiver inputs located at SCT(a) and SCT(b). The corresponding TTL output for this receiver is labeled as SCT. This test point is tied to pin 79 of the SP502 or SP503. Pin 7 of the evaluation board is connected to the DIP switch. and is labeled as (SCTEN). When used with the SP502, this pin should be switched to a low state. When the evaluation board is used with the SP503, pin 7 is a tri-state control pin for the SCT receiver.

The transceiver I/O lines are brought out to test pins arranged in the same configuration as shown elsewhere in this data sheet. A top layer silk-screen shows the drivers and receivers to allow direct correlation to the data sheet. The transmitter and receiver decode bits are tied together and are brought out to a DIP switch for manual control of both the driver and receiver interface modes. Since the coding for the drivers and receivers is identical, the bits have been tied together. The DIP switch has 7 positions, four of which are reserved for the TDEC/RDEC control and the other three are used as tri-state control pins. The labels that are in [brackets] apply only

to the **SP503**. If a logic one is asserted, the corresponding red LED will be lit. If a zero is asserted, the corresponding red LED will not be lit.

Software Control

A 50-pin connector brings all the analog and digital I/O lines, $V_{\rm cc}$, and GND to the edge of the card. This can be wired to the user's existing design via a ribbon cable. The pinout for the connector is described in the following section. When the evaluation board is operated under software control, the DIP switch should be set up so that all bits are LOW (all LEDs off). This will tie $20k\Omega$ pulldown resistors from the inputs to ground and let the external system control the state of the control inputs.

Power and Ground Requirements

The evaluation board layout has been optimized for performance by using basic analog circuit techniques, The four charge-pump capacitors must be $22\mu F(16V)$ and be placed as close to the unit as possible; tantalum capacitors are suggested. The decoupling capacitor must be a minimum of 1µF; depending upon the operating environment, 10µF should be enough for worst case situations. The ground plane for the part must be solid, extending completely under the package. The power supplies for the device should be as accurate as possible; for rated performance ±5% is necessary. The power supply current will vary depending upon the selected mode, the amount of loading and the data rate. As a maximum, the user should reserve 200mA for I_{cc}. The worst-case operating mode is RS-485 under full load of six (6) drivers supplying 1.6V to 54Ω loads. The power and ground inputs can be supplied through either the banana jacks on the evaluation board (Red = V_{cc} = $\pm 5V \pm 5\%$; Black = GND) or through the connector.

For reference, the 80-pin QFP Socket is a TESCO part number FPQ-80-65-09A. The 50-pin connector is an AMP part number 749075-5.




Figure 13. SP502/503 Evaluation Board Schematic




Figure 14a. Evaluation Board — Top Layers




Figure 14b. Evaluation Board — Bottom Layers




Figure 15. External Transient Suppressors



EDGE DUT PIN CONNECTOR DESCRIPTIONS

- 01 TxD (pin 14) –TTL Input Transmit data; source for SD(a) and SD(b) outputs.
- 02 DTR (pin 13) TTL Input Data terminal ready: source for TR(a) and TR(b) outputs.
- 03 ST/TT (pin 6) –TTL Input ST/TT select pin; enables ST drivers and disables TT drivers when high. Disables ST drivers and enables TT drivers when low.
- 04 DEC₃/RDEC₃ (pin 5) TTL Input Transmitter/Receiver decode register.
- 05 TDEC₂/RDEC₂ (pin 4) TTL Input Transmitter/Receiver decode register.
- 06 TDEC₁/RDEC₁ (pin 3) TTL Input Transmitter/Receiver decode register.
- 07 TDEC₀/RDEC₀ (pin 2) TTL Input Transmitter/Receiver decode register.
- 08 RxD (pin 1) TTL Output Receive data; sourced from RD(a) and RD)b) inputs.
- 09 CTS (pin 80) TTL Output Clear to send; sourced from CS(a) and CS(b) inputs.
- 10 RxT (pin 79) TTL Output RxT; sourced from TT(a), TT(b) inputs.
- 11 DSR (pin 78) TTL Output Data set ready; sourced from DM(a) and DM(b) inputs.
- 12 RD(b) (pin 71) Analog In Receive data, non–inverted; source for RxD.

EDGE DUT PIN CONNECTOR DESCRIPTIONS

- 13 RD(a) (pin 70) Analog In Receive data, inverted: source for RxD.
- 14 DM(b) (pin 69) Analog In Data mode, non–inverted; source for DSR.
- 15 DM(a) (pin 68) Analog In Data mode, inverted; source for DSR.
- 16 CS(b) (pin 67) Analog In Clear to send; non–inverted; source for CTS.
- 17 CS(a) (pin 66) Analog In Clear to send, inverted; source for CTS.
- 18 TT(b) (pin 65) Analog Out Terminal timing, non-inverted: sourced from TxC input.
- 19 TT(a) (pin 63) Analog Out Terminal timing; inverted: sourced from TxC input.
- 20 TR(a) (pin 58) Analog Out Terminal ready, inverted; sourced from DTR.
- 21 TR(b) (pin 56) Analog Out Terminal ready; non–inverted; sourced from DTR.
- 22 SD(a) (pin 61) Analog Out Send data, inverted; sourced from TxD.
- 23 SD(b) (pin 59) Analog Out Send data: non–inverted: sourced from TxD.
- 24 RS(a) (pin 54) Analog Out Ready to send; inverted; sourced from RTS.
- 25 RS(b) (pin 52) Analog Out Ready to send, non–inverted; sourced from RTS.



EDGE CONNECTOR D


DUT PIN DESCRIPTIONS

EDGE CONNECTOR

DUT PIN DESCRIPTIONS

- 26 ST (pin 22) TTL Input Send Timing; source for ST(a) and ST(b) outputs. SP503 only.
- 27 STEN (pin 23) TTL Input Driver enable control pin; active low. SP503 only,
- 28 SCT(a) (pin 76) Analog Input Inverting; input for SCT receiver; SP503 only.
- 29 SCT(b) (pin 77) Analog Input Noninverting; input for SCT receiver. SP503 only.
- 30 V_{CC} +5V for all circuitry.
- 31 GND signal and power ground.
- 32 LL(a) (pin 51) Analog Out Local loopback, inverted; sourced from LL.
- 33 LL(b) (pin 49) Analog Out Local loopback, non–inverted sourced from LL.
- 34 RL(a) (pin 47) Analog Out Remote loopback; inverted; sourced from RL.
- 35 RL(b) (pin 45) Analog Out Remote loopback; non–inverted; sourced from RL.
- 36 ST(b) (pin 44) Analog Out Send timing, non–inverted; sourced from TxC.
- 37 ST(a) (pin 42) Analog Output Send timing, inverted; sourced from TxC.
- 38 IC(b) (pin 40) Analog In Incoming call; non–inverted; source for Rl.


- 39 IC(a) (pin 39) Analog In Incoming call; inverted; source for Rl.
- 40 RT(b) (pin 38) Analog In Receive timing, non–inverted; source for RxC.
- 41 RT(a) (pin 37) Analog In Receive timing; inverted; source from RxC.
- 42 RR(b) (pin 36) Analog In Receiver ready; non–inverted; source for DCD.
- 43 RR(a) (pin 35) Analog In Receiver ready; inverted; source for DCD.
- 44 LL (pin 24) TTL Input Local loopback; source for LL(a) and LL(b) outputs.
- 45 R1 (pin 21) TTL Output Ring indicator; sourced from IC(a) and IC(b) inputs.
- 46 RxC (pin 20) TTL Output Receive clock; sourced from RT(a) and RT(b) inputs.
- 47 DCD (pin 19) TTL Output Data carrier detect; sourced from RR(a) and RR(b) inputs.
- 48 RL (pin 17) Analog Out Remote loopback; source for RL(a) and RL(b) outputs.
- 49 RTS (pin 16) TTL Input Ready to send; source for RS(a) and RS(b) outputs.
- 50 TxC (pin 15) TTL Input Transmit clock; source for TT(A) and TT(B) outputs.





DIMENSIONS Minimum/Maximum (mm)	80-PIN MQFP JEDEC MS-22 (BEC) Variation		
SYMBOL	MIN NOM MA		
Α			2.45
A1	0.00	0.25	
A2	1.80	2.20	
b	0.22		0.40
D	17.20 BSC		
D1	14	1.00 BSC	;
D2	12	2.35 REF	=
E	17	7.20 BSC	;
E1	14	1.00 BSC	;
E2	1	2.35 RE	F
е	0.65 BSC		
N		80	

COMMON DIMENTIONS				
SYMBL	MIN	NOM	MAX	
С	0.11		23.00	
L	0.73	0.88	1.03	
L1	1.60 BASIC			

80 PIN MQFP (MS-022 BC)







DIMENSIONS Minimum/Maximum (mm)	80-PIN LQFP JEDEC MS-026 (BEC) Variation		
SYMBOL	MIN	NOM	MAX
Α	1.40		1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
b	0.22	0.32	0.38
D	16.00 BSC		
D1	14.00 BSC		
е	0.65 BSC		
E	16.00 BSC		
E1	14.00 BSC		
L	0.45		0.75
L1	1.00 REF		
ø	0 º	3.5⁰	7º
ø1	0º	-	-
ø2	11º	12º	13º
ø3	11º	12º	13º
R1	0.08	-	-
R2	0.08	-	0.20

80 PIN LQFP

ORDERING INFORMATION				
Part Number	Top Mark	Temperature Range	Package Types	
SP503CF	SP503CFYY	WW0°C to +70°C	80-pin JEDEC (MS-022 BC) MQFP	
SP503EF	SP503EFYYV	VW40°C to +85°C	80-pin JEDEC (MS-022 BC) MQFP	
SP503EM	SP503EMYY	WW40°C to +85°C	80-pin JEDEC (MS-022 BC) LQFP	

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP503EF = standard; SP503EF-L = lead free

REVISION HISTORY

DATE	REVISION	DESCRIPTION	
1/27/04	A	Implemented tracking revision.	
5/6/04	В	Added Top Mark to ordering information.	
7/29/04	С	Included LQFP package option.	



Sipex Corporation

Date: 7/29/04

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.