256-Bit Serial Electrically Erasable PROM

FEATURES

- · Operating temperature range
 - KM93C06: Commercial
 - KM93C06l: Industrial
- 16 × 16 serial read/write memory
- High performance advanced CMOS technology
- · Reliable floating gate technology
 - : 100,000 cycle/byte - Endurance
 - Data retention: 10 years
- Single 5 Volt supply
- · Low power dissipation
 - Standby current: 250μA (TTL)
 - Active current: 3 mA (TTL)
- TTL compatible
- · Available in plastic DIP and SOP


GENERAL DESCRIPTION

The KM93C06 is a CMOS 5V Only 256 bit non-volatile, sequential EEPROM. It is fabricated with the well defined floating gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.


The KM93C06 is organized as 16 registers of 16 bits each, which can be read/written serially by a microprocessor.

The KM93C06 is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



PIN NAMES

Pin Name	Pin Function	
CS	Chip Select	
SK	Serial Data Clock	
DI	Serial Data Input	
DO	Serial Data Output	
N.C.	No Connection	
V _{cc}	Power Supply	
GND	Ground	



CMOS EEPROM

ABSOLUTE MAXIMUM RATINGS*

Item Voltage on Any Pin Relative to V _{SS}		Symbol	ymbol Rating	
		V _{IN}	-0.3 to 7.0	V
Temperature Under Bias	Commercial	T _{bias}	-10 to +125	
	Industrial		-65 to +150	°C
Storage Temperature		T _{stg}	-65 to +150	°

^{*}Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of the data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

KM93C06: TA = 0°C to 70°C, Voltages referenced to Vss KM93C06I: T_A = -40°C to 85°C, Voltages referenced to V_{SS}

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧
Supply Voltage	V _{ss}	0	0	0	٧

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Voltage	Vcc		4.5	5.5	V
Operating Current (DC)	I _{CC1}	V _{CC} = 5.5V, CS = 2.0V, SK = 2.0V		1	mA
Operating Current (AC)	I _{CC2}	V _{CC} = 5.5V, f _{SK} = 1MHz		3	mA
Standby Current (TTL)	I _{SB1}	V _{CC} = 5.5V, CS = 0.8V		250	μΑ
Standby Current (CMOS)	I _{SB2}	V _∞ = 5.5V, CS = 0V	,	100	μΑ
Input Voltage Levels	V _{IL} V _{IH}		- 0.3 2.0	0.8 V _{CC} + 0.3	V V
Output Voltage Levels	V _{OL} V _{OH}	$I_{OL} = 2.1 \text{mA}$ $I_{OH} = -400 \mu \text{A}$	2.4	0.4	V V
Input Leakage Current	lu	V _{IN} = 5.5V		10	μΑ
Output Leakage Current	ILO	V _{OUT} = 5.5V, CS = 0V		10	μΑ



CMOS EEPROM

INSTRUCTION SET FOR MODE SELECTION

Instruction	SB	OP Code	Address	Data	Comment	
READ	1	10XX	A3A2A1A0	D _{OUT}	Read register A3A2A1A0	
WRITE	1	01XX	A3A2A1A0	D15-D0	Write register A3A2A1A	
ERASE	1	11XX	A3A2A1A0	_	Erase register A3A2A1A	
EWEN	1	0011	xxxx	_	Erase/Write enable	
EWDS	1	0000	xxxx	_	Erase/Write disable	
ERAL	1	0010	xxxx	_	Erase all registers	
WRAL	1	0001	xxxx	D15-D0	Write all registers	

The KM93C06 provides 7 instructions as shown. Note that all the instructions start with a logic "1" start bit, and the next 8 bits carry the 4-bit OP code and the 4-bit address for 1 of 16, 16-bit registers.

AC TEST CONDITIONS

Parameter	Value		
Input Pulse Levels	0.45V to 2.4V		
Input Rise and Fall Times	20 ns		
Input and Output Timing measurement Levels	0.8V and 2.0V		
Output Load	1 TTL Gate and C _L =100pF		

AC OPERATING CHARACTERISTICS

KM93C06: $T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10\%$, unless otherwise noted. KM93C06I: $T_A = -40$ °C to 85°C, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.

Parameter	Symbol	Test Condition	Min	Max	Unit
SK Frequency	f _{sk}		_	1.0	MHz
SK High Time	t _{skH}	(Note 1)	500		ns
SK Low Time	t _{SKL}	(Note 1)	250		ns
Chip Select Setup Time	t _{CSS}		50		ns
Chip Select Hold Time	t _{CSH}		0		ns
Data Setup Time	t _{DIS}		150		ns
Data Hold Time	t _{DIH}		150		ns
Output High Delay Time	t _{PD1}	$V_{OL} = 0.8V, V_{OH} = 2.0V$		500	пѕ
Output Low Delay Time	t _{PD0}	$V_{IL} = 0.45V$, $V_{IH} = 2.4V$		500	ns
Program Cycle Time	t _{EW}		10	30	ms
Falling Edge of CS to D _{OUT} High-Z	t _{OH} , t _{IH}			100	ns


Note 1: The SK frequency spec, specifies a minimum SK clock period of $1\mu s$, therefore in a SK clock cycle $t_{SKH} + t_{SKL}$ must be greater than or equal to $1\mu s$.

e.q., if $t_{SKL} = 250$ ns then the minimum $t_{SKH} = 750$ ns in order to meet the SK frequency specification.



CMOS EEPROM

TIMING DIAGRAMS SYNCHRONOUS DATA TIMING








CMOS EEPROM

TIMING DIAGRAMS (Continued)

INSTRUCTION TIMING





67E D

KM93C06

DEVICE OPERATION

The KM93C06 is a 256 bit CMOS serial I/O EEPROM used with microcontrollers for nonvolatile memory applications. The on-chip programming voltage generator allows user to use a single 5V power supply. All the operations of the chip are preceded by an instruction set, consisting of a start bit and two OP code bits, facilitating inherent protection against false writes. The DO pin is in high-Z except for the read period to eliminate bus contention.

READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") preceds the 16 bit data output string.

EWEN/EWDS

The KM93C06 is at the erase/write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power up period, the erase/write operation must be preceded by an erase/write enable (EWEN) operation. The erase/write enable (EWEN) mode is maintained until an erase/write disable (EWDS) operation is executed or v_{CC} is removed from the part. Execution of the READ operation is independent of both EWEN and EWDS instructions.

ERASE

Before a write cycle, an erase cycle need to be operated to reset the EEPROM cells to the "erase" state. A chip starts an erase cycle by dropping CS low after an erase instruction and address set is input. The erase cycle is ended by raising CS input high after the program cycle time (tew) is satisfied.

WRITE

The write operation is started by sequentially loading its instruction, address, and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the write cycle. Like the erase operation, the write cycle is completed by the rising edge of the CS input.


ERAL (chip erase)


Entire memory array is erased, i.e., logical "1" state, by this chip erase (ERAL) operation. The chip erase cycle is identical to the erase cycle except for different OP code.

WRAL (chip write)


The entire array need to be erased before this chip write mode operation. Data given during this mode are written to all cells in the corresponding column simultaneously.

PACKAGE DIMENSIONS **8 PIN PLASTIC DUAL IN LINE PACKAGE**






8 PIN PLASTIC SMALL OUT LINE PACKAGE



0.077 (1.95)





0.050 (1.27) TYP