Features

- Fast Read Access Time 150 ns
- Automatic Page Write Operation
- Internal Address and Data Latches for 64 Bytes
- Fast Write Cycle Times
 - Page Write Cycle Time: 10 ms Maximum (Standard) 2 ms Maximum (Option)
 - 1 to 64-byte Page Write Operation
- Low Power Dissipation
 - 40 mA Active Current
 - 100 µA CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling and Toggle Bit for End of Write Detection
- High Reliability CMOS Technology
 - Endurance: 100,000 Cycles
 - Data Retention: 10 Years
- Single 5 V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-wide Pinout
- Commercial and Industrial Temperature Ranges

Description

The AT28C64B is a high-performance electrically-erasable and programmable read only memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers

Pin Configurations

e ble le i/Outputs t ect		NC 1 A12 2 A7 3 A6 4 A5 5 A4 6 A3 7 A2 8 A1 9 A0 10 I/O0 11 I/O1 12 I/O2 13 GND 14	28 VCC 27 WE 26 NC 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE 19 V/07 18 V/06 17 V/05 16 V/04
ble le s/Outputs t		A12 2 A7 3 A6 4 A5 5 A4 6 A3 7 A2 8 A1 9 A0 10 I/O0 11 I/O1 12 I/O2 13	27 WE 26 NC 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE 19 I/O7 18 I/O6 17 I/O5
ble le s/Outputs t		$\begin{array}{c c} A7 & 3 \\ A6 & 4 \\ A5 & 5 \\ A4 & 6 \\ A3 & 7 \\ A2 & 8 \\ A1 & 9 \\ A0 & 10 \\ I/O0 & 11 \\ I/O1 & 12 \\ I/O2 & 13 \end{array}$	26 → NC 25 → A8 24 → A9 23 → A11 22 → OE 21 → A10 20 → CE 19 → I/O7 18 → I/O6 17 → I/O5
le /Outputs t		A5 5 A4 6 A3 7 A2 8 A1 9 A0 10 V/O0 11 V/O1 12 V/O2 13	24 A9 23 A11 22 OE 21 A10 20 CE 19 V07 18 V06 17 V05
s/Outputs t		A3 7 A2 8 A1 9 A0 10 I/O0 11 I/O1 12 I/O2 13	22 OE 21 A10 20 CE 19 I/O7 18 I/O6 17 I/O5
t		A1 2 9 A0 10 I/O0 11 I/O1 12 I/O2 13	20 CE 19 I/O7 18 I/O6 17 I/O5
-		I/O0 [11 I/O1 [12 I/O2 [13	18 🔤 I/O6 17 🗔 I/O5
ect		I/O2 🖂 13	
		GND 14	
A8 A9 A11 NC OE A10 OE I/O7 I/O6	$\begin{array}{c c} \overline{OE} & \hline 1 \\ A11 & 2 \\ A9 & 3 \\ A8 & 4 \\ NC & 5 \\ WE & 6 \\ VCC & 7 \\ NC & 8 \\ A12 & 9 \\ A7 & 10 \\ A6 & 11 \\ A5 & 12 \\ A4 & 13 \\ A3 & 14 \\ \end{array}$	TSOP Top View	28 A10 27 CE 26 I/O7 25 I/O6 24 I/O5 23 I/O4 22 I/O3 21 GNE 20 I/O2 19 I/O1 18 I/O0 17 A0 16 A1 15 A2
)]]]	NC OE A10 CE I/O7 I/O6	A11 A8 4 NC NC 5 OE WE 6 A10 VCC 7 CE NC 8 //O7 A12 9 //O6 A7 10 A6 11 A5 12 A4 13	A11 A8 4 NC NC 5 OE WE 6 A10 VCC 7 CE NC 8 I/O7 A12 9 I/O6 A7 10 A6 11 A5 12 A4 13 A3 14



64K (8K x 8) Parallel **EEPROM** with **Page Write and Software Data Protection**

AT28C64B

Rev. 0270I-PEEPR-08/03




access times to 150 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 100 μ A.

The AT28C64B is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O_7 . Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's AT28C64B has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages
(including NC Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages
with Respect to Ground0.6 V to V_{CC} + 0.6 V
Voltage on OE and A9
with Respect to Ground0.6 V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

2

Device Operation

READ: The AT28C64B is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high-impedance state when either \overline{CE} or \overline{OE} is high. This dual line control gives designers flexibility in preventing bus contention in their systems.

BYTE WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

PAGE WRITE: The page write operation of the AT28C64B allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; after the first byte is written, it can then be followed by 1 to 63 additional bytes. Each successive byte must be loaded within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded, the AT28C64B will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 to A12 inputs. For each WE high to low transition during the page write operation, A6 to A12 must be the same.

The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C64B features $\overline{\text{DATA}}$ Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O₇. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. $\overline{\text{DATA}}$ Polling may begin at any time during the write cycle.

TOGGLE BIT: In addition to DATA Polling, the AT28C64B provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O₆ toggling between one and zero. Once the write has completed, I/O₆ will stop toggling, and valid data will be read. Toggle bit reading may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent writes to the AT28C64B in the following ways: (a) V_{CC} sense – if V_{CC} is below 3.8 V (typ-ical), the write function is inhibited; (b) V_{CC} power-on delay – once V_{CC} has reached 3.8 V, the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit – holding any one of \overline{OE} low, \overline{CE} high, or \overline{WE} high inhibits write cycles; and (d) noise filter – pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C64B. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C64B is shipped from Atmel with SDP disabled.

SDP is enabled by the user issuing a series of three write commands in which three specific bytes of data are written to three specific addresses (See "Software Data Pro-





tection Algorithms" on page 9.). After writing the 3-byte command sequence and waiting t_{WC} , the entire AT28C64B will be protected against inadvertent writes. It should be noted that even after SDP is enabled, the user may still perform a byte or page write to the AT28C64B by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP remains active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP protects the AT28C64B during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not actually written into the device; their addresses may still be written with user data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device. However, for the duration of t_{WC} , read operations will effectively be polling operations.

DEVICE IDENTIFICATION: An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to 12 V \pm 0.5 V and using address locations 1FC0H to 1FFFH, the additional bytes may be written to or read from in the same manner as the regular memory array.

		AT28C64B-15	AT28C64B-20	AT28C64B-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5 V ±10%	5 V ±10%	5 V ±10%

DC and AC Operating Range

Operating Modes

Mode	CE	ŌĒ	WE	I/O
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}
Write ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	High Z
Write Inhibit	Х	Х	V _{IH}	
Write Inhibit	Х	V _{IL}	Х	
Output Disable	Х	V _{IH}	Х	High Z
Chip Erase	V _{IL}	V _H ⁽³⁾	V _{IL}	High Z

Notes: 1. X can be V_{IL} or V_{IH} .

2. See "AC Write Waveforms" on page 7.

3. $V_{H} = 12.0 \text{ V} \pm 0.5 \text{ V}.$


DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = 0 V \text{ to } V_{CC} + 1 V$			10	μA
I _{LO}	Output Leakage Current	$V_{I/O} = 0 V \text{ to } V_{CC}$			10	μA
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3 \text{ V to } V_{CC} + 1 \text{ V}$	Com., Ind.		100	μA
I _{SB2}	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0 V to V _{CC} + 1 V			2	mA
I _{CC}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA			40	mA
V _{IL}	Input Low Voltage				0.8	V
V _{IH}	Input High Voltage			2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.40	V
V _{OH}	Output High Voltage	Ι _{ΟΗ} = -400 μΑ		2.4		V

AC Read Characteristics

		AT28C64B-15		AT28C64B-20		AT28C64B-25			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	
t _{ACC}	Address to Output Delay		150		200		250	ns	
t _{CE} ⁽¹⁾	CE to Output Delay		150		200		250	ns	
$t_{OE}^{(2)}$	OE to Output Delay	0	70	0	80	0	100	ns	
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	50	0	55	0	60	ns	
t _{OH}	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		ns	

AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
 - 4. This parameter is characterized and is not 100% tested.






Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance

f = 1 MHz, T = 25°C⁽¹⁾

Symbol	Тур Мах		Units	Conditions
C _{IN}	4	6	pF	V _{IN} = 0 V
C _{OUT}	8	12	pF	V _{OUT} = 0 V

Note: 1. This parameter is characterized and is not 100% tested.


AC Write Characteristics

Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Setup Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{CS}	Chip Select Setup Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t _{WP}	Write Pulse Width (\overline{WE} or \overline{CE})	100		ns
t _{DS}	Data Setup Time	50		ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0		ns


6

AC Write Waveforms

WE Controlled



CE Controlled








Page Mode Characteristics

Symbol	Parameter	Min	Max	Units
t _{WC}	Write Cycle Time		10	ms
t _{wc}	Write Cycle Time (option available; contact Atmel sales office for ordering part number)		2	ms
t _{AS}	Address Setup Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Setup Time	50		ns
t _{DH}	Data Hold Time	0		ns
t _{WP}	Write Pulse Width	100		ns
t _{BLC}	Byte Load Cycle Time		150	μs
t _{WPH}	Write Pulse Width High	50		ns

Page Mode Write Waveforms⁽¹⁾⁽²⁾




Notes: 1. A6 through A12 must specify the same page address during each high to low transition of $\overline{\text{WE}}$ (or $\overline{\text{CE}}$).

2. $\overline{\text{OE}}$ must be high only when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.


8

Chip Erase Waveforms



Software Data Protection Algorithms

Software Data Protection Enable Algorithm⁽¹⁾




Note:

- te: 1. Notes for software program code:
 - 2. Data Format: I/O7 I/O0 (Hex); Address Format: A12 - A0 (Hex).
 - 3. Write Protect state will be activated at end of write even if no other data is loaded.
 - 4. Write Protect state will be deactivated at end of write period even if no other data is loaded.
 - 5. 1 to 64 bytes of data are loaded.






Software Data Protection Disable Algorithm⁽¹⁾



- Note: 1.
 - 1. Notes for software program code:
 - 2. Data Format: I/O7 I/O0 (Hex); Address Format: A12 - A0 (Hex).
 - 3. Write Protect state will be activated at end of write even if no other data is loaded.
 - 4. Write Protect state will be deactivated at end of write period even if no other data is loaded.
 - 5. 1 to 64 bytes of data are loaded.



Software Protected Write Cycle Waveforms⁽¹⁾⁽²⁾

- Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.
 - 2. $\overline{\text{OE}}$ must be high only when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.






Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	0			ns
t _{OEH}	OE Hold Time	0			ns
t _{OE}	OE to Output Delay ⁽¹⁾				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested. See "AC Read Characteristics" on page 5.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics" on page 5.


Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




3. Any address location may be used but the address should not vary.







NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE 1.4 Ν 0 r m 1.2 а 1 i 1.0 z е d 0.8 Т

> 4.75 5.00 5.25 5.50 Supply Voltage (V)

C 0.6 4.50

14 AT28C64B

0270I-PEEPR-08/03

t _{ACC}	I _{CC}	(mA)							
(ns)	Active	Standby	Ordering Code	Package	Operation Range				
			AT28C64B-15JC	32J					
			AT28C64B-15PC	28P6	Commercial				
			AT28C64B-15SC	28S	(0°C to 70°C)				
450	10		AT28C64B-15TC	28T					
150	40	0.1	AT28C64B-15JI	32J					
			AT28C64B-15PI	28P6	Industrial				
			AT28C64B-15SI	28S	(-40°C to 85°C)				
			AT28C64B-15TI	28T					
			AT28C64B-20JC	32J					
								AT28C64B-20PC	28P6
			AT28C64B-20SC	28S	(0°C to 70°C)				
200	40	0.1	AT28C64B-20TC	28T					
200		40	0.1	AT28C64B-20JI	32J				
			AT28C64B-20PI	28P6	Industrial				
			AT28C64B-20SI	28S	(-40°C to 85°C)				
			AT28C64B-20TI	28T					
			AT28C64B-25JC	32J					
			AT28C64B-25PC	28P6	Commercial				
			AT28C64B-25SC	28S	(0°C to 70°C)				
250	10	0.1	AT28C64B-25TC	28T					
250	40	0.1	AT28C64B-25JI	32J					
			AT28C64B-25PI	28P6	Industrial				
			AT28C64B-25SI	28S	(-40°C to 85°C)				
			AT28C64B-25TI	28T					

Ordering Information⁽¹⁾

Note: 1. See "Valid Part Numbers" on page 15.

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C64B	15	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64B	20	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64B	25	JC, JI, PC, PI, SC, SI, TC, TI
AT28C64B	_	W

Die Products

Reference Section: Parallel EEPROM Die Products






Package Type		
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)	
28P6	28-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
28S	28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)	
28T	28-lead, Plastic Thin Small Outline Package (TSOP)	
w	Die	

Packaging Information


32J – PLCC








28P6 - PDIP



28S – SOIC







Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel[®] and combinations thereof, are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

